# 4Mb NTSRAM Flow-Through Specification

# NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr



## **Document Title**

# 128Kx36 & 256Kx18 Bit NTSRAM Flow-Through

## **Revision History**

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Aug. 2011	Preliminary
1.0	<ol> <li>Final Spec Release</li> <li>Insert ICC Parameters</li> </ol>	Nov. 2011	Final
1.1	Add Latch Up current value (>200mA) Change Absolute Maximum Ratings value of $V_{DD}$ and $V_{IN}$ ( $V_{DD}$ : -0.3 to 4.6V ==> -0.5 to 4.6V) ( $V_{IN}$ : -0.3 to $V_{DD}$ +0.3V ==> -0.5 to $V_{DD}$ +0.3V)	Oct. 2012	Final



## 128Kx36 & 256Kx18 Bit NTSRAM Flow-Through

#### **Features**

- Fully registered inputs and outputs for pipelined operation
- $V_{DD} = 2.5V(2.3V \sim 2.7V)$  or  $3.3V(3.1V \sim 3.5V)$  Power Supply
- VDDQ = 2.3V~2.7V I/O Power Supply (VDD=2.5V) or 2.3V~3.5V I/O Power Supply (VDD=3.3V)
- Byte Writable Function
- Enable clock and suspend operation
- Single Read/Write control pin
- Asynchronous output enable control
- Self-timed Write control
- Three Chip Enable for simple depth expansion with no data contention
- An interleaved burst or a linear burst mode
- Power Down mode
- Operating in commeical and industrial temperature range
- 100-TQFP-1420A (Lead free package)

### **General Description**

The S7M403635M and S7M401835M are 4,718,592-bit Synchronous Static SRAMs. The NTSRAM, or Non-Turnaround Static Random Access Memory utilizes all bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock.

Burst order control must be tied "High or Low". Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals. For read cycles, Flow-Through SRAM allows output data to simply flow freely from the memory array.

The S7M403635M and S7M401835M are implemented with high performance CMOS technology and is available in 100pin TQFP and Multiple power and ground pins minimize ground bounce.

### **Key Parameters**

Parameter	Symbol	-65	-75	Unit
Cycle Time	tCYC	7.5	8.5	ns
Clock Access Time	tCD	6.5	7.5	ns
Output Enable Access Time	tOE	3.5	3.5	ns
Operating Current	Icc	110	100	mA
Standby Current	IsB2	30	30	mA

## 4Mb NTSRAM Flow-Through Ordering Information


Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
256Kx18	3.3/2.5	7.5	6.5	S7M401835M-PC(I)65	0
250KX10	3.3/2.5	8.5	7.5	S7M401835M-PC(I)75	0
128Kx36	3.3/2.5	7.5	6.5	S7M403635M-PC(I)65	0
120000	3.3/2.5	8.5	7.5	S7M403635M-PC(I)75	0

Note 1. P [Pakage type]: P - Pb Free


2. C(I) [Operating Temperature] : C-Commertial, I-Industrial



## Logic Block Diagram - S7M403635M (128K x 36)




## Logic Block Diagram - S7M401835M (256K x 18)



NETSOL

## 100 TQFP Package Pin Configurations(Top View)




## Pin Name

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
Α	Address Inputs	32,33,34,35,44,45,46	VDD	Power Supply	15,41,65,91
	•	47,48,49,50,81,82,99		(2.5V~3.3V)	
		100	VSS	Ground	17,40,67,90
A0,A1	Burst Adress Inputs	37,36			
ADV	Address Advance/Load	85	N.C.	No Connect	14,16,38,39,42,43,66,83,
WE	Read/Write Control Input	88			84
CLK	Clock	89	DQa	Data Inputs/Outputs	
CLK CKE	Clock Enable	87	DQb	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CS1	Chip Select	98	DQc	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CS2 CS2	Chip Select	97	DQd	Data Inputs/Outputs	2,3,6,7,8,9,12,13
CS2	Chip Select	92	DQPa~Pd	Data Inputs/Outputs	18,19,22,23,24,25,28,29
$\overline{BW}x(x=a,b,c,d)$	Byte Write Inputs	93,94,95,96			51,80,1,30
ŌĒ	Output Enable	86	VDDQ	Output Power Supply	
ZZ	Power Sleep Mode	64		(2.5V~3.3V)	4,11,20,27,54,61,70,77
LBO	Burst Mode Control	31	VSSQ	Output Ground	
					5,10,21,26,55,60,71,76

 $\textbf{Note:} \ \ 1. \ Ao \ and \ A1 \ are \ the \ two \ least \ significant \ bits(LSB) \ of \ the \ address \ field \ and \ set \ the \ internal \ burst \ counter \ if \ burst \ is \ desired.$ 



## 100 TQFP Package Pin Configurations(Top View)



#### **Pin Name**

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
А	Address Inputs	32,33,34,35,44,45,46, 47,48,49,50,80,81,82,	VDD	Power Supply (2.5V~3.3V)	15,41,65,91
		99,100	VSS	Ground	17,40,67,90
A0,A1	Burst Address Inputs	37,36			
ADV	Address Advance/Load	85	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,30
WE	Read/Write Control Input	88			38,39,42,51,52,53,56,57,66
CLK CKE	Clock	89			75,78,79,83,84,95,96
CKE	Clock Enable	87			
CS1	Chip Select	98	DQa	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS2	Chip Select	97	DQb	Data Inputs/Outputs	8,9,12,13,18,19,22,23
CS2	Chip Select	92	DQPa~Pb	Data Inputs/Outputs	74,24
$\overline{BW}x(x=a,b)$	Byte Write Inputs	93,94			
ŌĒ	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64		(2.5V~3.3V)	
LBO	Burst Mode Control	31	VSSQ	Output Ground	5,10,21,26,55,60,71,76

NOTE: Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



## S7M403635M S7M401835M

## 128Kx36 & 256Kx18 NTSRAM Flow-Through

#### **Function Description**

The S7M403635M and S7M401835M are NTSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of  $\overline{OE}$ ,  $\overline{LBO}$  and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable( $\overline{\text{CKE}}$ ) pin allows the operation of the chip to be suspended as long as necessary. When  $\overline{\text{CKE}}$  is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NTSRAM latches external address and initiates a cycle, when  $\overline{\text{CKE}}$ , ADV are driven to low and all three chip enables( $\overline{\text{CS}}_1$ , CS2,  $\overline{\text{CS}}_2$ ) are active . Output Enable( $\overline{\text{OE}}$ ) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE is driven low, all three chip enables( $\overline{CS}_1$ ,  $\overline{CS}_2$ ,  $\overline{CS}_2$ ) are active, the write enable input signals WE are driven high, and ADV driven low. Data appears at the outputs within the same clock cycle as the address for the data. Also during read operation OE must be driven low for the device to drive out the requested data.

Write operation occurs when WE is driven low at the rising edge of the clock. BW[d:a] can be used for byte write operation. The Flow Through NTSRAM uses a late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, WE and address are registered, and the data associated with that address is required one cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected.

And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles.

At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

## **Burst Sequence Table**

(Interleaved Burst, LBO=High)

LBO PIN	LBO PIN HIGH		Case 1		Case 2		Case 3		Case 4	
LBO I III	111011	<b>A</b> 1	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 0	<b>A</b> 1	<b>A</b> 0	<b>A</b> 1	<b>A</b> 0	
First Address		0	0	0	1	1	0	1	1	
		0	1	0	0	1	1	1	0	
<b>V</b>		1	0	1	1	0	0	0	1	
Fourth Address		1	1	1	0	0	1	0	0	


(Linear Burst, LBO=Low)

LBO PIN	LOW	Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
LBOTIN	LOW	<b>A</b> 1	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 0	<b>A</b> 1	A <sub>0</sub>	<b>A</b> 1	A <sub>0</sub>
Fi	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
$\bigvee$		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

**Note**: 1. <u>LBO</u> pin must be tied to High or Low, and Floating State must not be allowed.



## **State Diagram For NTSRAM**



Command	Action
DS	Deslect
Read	Begin Read
Write	Begin Write
Burst	Begin Read Begin Write Continue Deselect

Notes: 1. An Ignore Clock Edge cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock(CLK)



#### **Truth Tables**

## **Synchronous Truth Table**

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADV	We	BWx	OE	CKE	CLK	Address Accessed	Operation
Н	Χ	Χ	L	Χ	Χ	Χ	Ш	<b>↑</b>	N/A	Not Selected
Х	L	Χ	L	Χ	Χ	Χ	L	<b>↑</b>	N/A	Not Selected
Χ	Χ	Η	L	Χ	Χ	Χ	┙	<b>↑</b>	N/A	Not Selected
Χ	Χ	Χ	Н	Χ	Χ	Χ	┙	<b>↑</b>	N/A	Not Selected Continue
L	Н	L	L	Н	Χ	L	L	1	External Address	Begin Burst Read Cycle
Х	Χ	Χ	Н	Χ	Χ	L	L	1	Next Address	Continue Burst Read Cycle
L	Н	Ш	L	Η	Χ	Η	ш	<b>↑</b>	External Address	NOP/Dummy Read
Х	Χ	Χ	Н	Χ	Χ	Η	ш	<b>↑</b>	Next Address	Dummy Read
L	Н	L	L	L	L	Χ	L	1	External Address	Begin Burst Write Cycle
Х	Χ	Χ	Н	Χ	L	Χ	L	1	Next Address	Continue Burst Write Cycle
L	Н	L	L	L	Н	Χ	L	↑ N/A		NOP/Write Abort
Х	Χ	Χ	Н	Χ	Н	Χ	L	1	Next Address	Write Abort
Х	Χ	Χ	Х	Χ	Χ	Χ	Н	1	Current Address	Ignore Clock

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (  $\uparrow$  ).
- 3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.
- 4. We = L means Write operation in Write Truth Table.
  We = H means Read operation in Write Truth Table.
- 5. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{\text{OE}}$ ).

## Write Truth Table(x36)

WE	BWa	BWb	BWc	BWd	Operation
Н	X	X	X	X	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(  $\uparrow$  ).

## Write Truth Table(x18)

	- /		
WE	BWa	BWb	Operation
Н	Х	X	Read
L	L	Н	Write Byte a
L	Н	L	Write Byte b
L	L	L	Write All Bytes
L	Н	Н	Write Abort/NOP

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(  $\uparrow\,$  ).



## **Asynchronous Truth Table**

Operation	ZZ	Œ	I/O Status
Sleep Mode	Н	Χ	High-Z
Read	Ш	Ш	DQ
Redu	L	Н	High-Z
Write	L	Χ	Din, High-Z
Deselected	L	Х	High-Z

#### Notes

- 1. X means "Don't Care".
- 2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
- Deselected means power Sleep Mode of which stand-by current depends on cycle time.

## **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit	
Voltage on VDD Supply Relative to Vss	V <sub>DD</sub>	-0.5 to 4.6	٧	
Voltage on Any Other Pin Relative to Vss	VIN	-0.5 to VDD+0.3	V	
Power Dissipation	Po	1.4	W	
Storage Temperature	Tstg	-65 to 150	°C	
On supting Taxon such us	Commercial	Topr	0 to 70	°C
Operating Temperature	Industrial	Topr	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	
Latch up current >200mA				

**Notes:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Operating Conditions** (0°C $\leq$ TA $\leq$ 70°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	V <sub>DD1</sub>	2.3	2.5	2.7	V
	VDDQ1	2.3	2.5	2.7	V
	V <sub>DD2</sub>	3.1	3.3	3.5	V
	VDDQ2	2.3	3.3	3.5	V
Ground	Vss	0	0	0	V


**Notes:** 1. The above parameters are also guaranteed at industrial temperature range.

## Capacitence(TA=25°C, f=1MHz)


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

Note: Sampled not 100% tested.

## **Overshoot Timing**



## **Undershoot Timing**



Rev. 1.1 Oct. 2012



<sup>2.</sup> It should be  $VDDQ \leq VDD$ 

## **DC Electrical Caracteristics**

Parameter	Symbol	Test Conditions		Min	Max	Unit	Notes
Input Leakage Current(except ZZ)	IIL	VDD=Max; VIN=Vss to VDD		-2	+2	uA	
Output Leakage Current	IoL	Output Disabled, Vout=Vss to VDDQ	-2	+2	uA		
Operating Current	Icc	Device Selected, Iout=0mA, -65		-	110	mA	1,2
Operating Current	erating Current $Icc$ $ZZ \le VIL$ , Cycle Time $\ge t$ cyc Min $-$		-75	-	100		
	Isв	Device deselected, Iou $\tau$ =0mA, ZZ $\leq$ VIL, f=Max, All Inputs $\leq$ VIL or $\geq$ VIH		-	50	mA	
Standby Current	ISB1	Device deselected, IOUT=0mA, ZZ $\leq$ 0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V)		ı	30	mA	
	Isb2	Device deselected, Iou $\tau$ =0mA, ZZ $\geq$ Vdd-0.2V,		_	30	mA	
1352		f=Max, All Inputs $\leq$ VIL or $\geq$ VIH		30	IIIA		
Output Low Voltage(3.3V I/O)	Vol	IoL=8.0mA		-	0.4	V	
Output High Voltage(3.3V I/O)	Vон	IOH=-4.0mA		2.4	-	V	
Output Low Voltage(2.5V I/O)	Vol	IoL=1.0mA		-	0.4	V	
Output High Voltage(2.5V I/O)	Vон	IOH=-1.0mA		2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL			-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	VIH			2.0	VDD+0.3**	V	3
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH			1.7	VDD+0.3**	V	3

**Notes :** The above parameters are also guaranteed at industrial temperature range.


1. Reference AC Operating Conditions and Characteristics for input and timing.

- Data states are all zero.
   In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

## **Test Conditions**

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

The above parameters are also guaranteed at industrial temperature range.



\* Including Scope and Jig Capacitance

Fig. 1



## **AC Timing Characteristics**

Barrantan	0		-65		11-14	
Parameter	Symbol	Min	Max	Min	Max	Unit
Cycle Time	tcyc	7.5	-	8.5	-	ns
Clock Access Time	tcd	-	6.5	-	7.5	ns
Output Enable to Data Valid	toe	-	3.5	-	3.5	ns
Clock High to Output Low-Z	tızc	2.5	-	2.5	-	ns
Output Hold from Clock High	tон	2.5	-	2.5	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	ns
Output Enable High to Output High-Z	thzoe	-	3.5	-	3.5	ns
Clock High to Output High-Z	tHZC	-	3.8	-	4.0	ns
Clock High Pulse Width	tсн	2.5	-	2.8	-	ns
Clock Low Pulse Width	tcl	2.5	-	2.8	-	ns
Address Setup to Clock High	tas	1.5	-	1.5	-	ns
CKE Setup to Clock High	tces	1.5	-	1.5	-	ns
Data Setup to Clock High	tos	1.5	-	1.5	-	ns
Write Setup to Clock High (WE, BWx)	tws	1.5	-	1.5	-	ns
Address Advance Setup to Clock High	tadvs	1.5	-	1.5	-	ns
Chip Select Setup to Clock High	tcss	1.5	-	1.5	-	ns
Address Hold from Clock High	tah	0.5	-	0.5	-	ns
CKE Hold from Clock High	tceh	0.5	-	0.5	-	ns
Data Hold from Clock High	<b>t</b> DH	0.5	-	0.5	-	ns
Write Hold from Clock High (WE, BWx)	twн	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tcsн	0.5	-	0.5	-	ns
ZZ High to Power Down	tpds	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	cycle

**Notes:** 1. The above parameters are also guaranteed at industrial temperature range.



<sup>2.</sup> All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and  $\overline{\text{CS}}$  is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

3. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.

4. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low,

Both cases must meet setup and hold times.

<sup>5.</sup> To avoid bus contention, At a given voltage and temperature tizc is more than thzc.

The specs as shown do not imply bus contention because tizc is a Min. parameter that is worst case at totally different test conditions (0  $^{\circ}$ C, 3.5V) than tHzc, which is a Max. parameter(worst case at 70  $^{\circ}$ C, 3.1V)

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

#### Sleep Mode

Sleep Mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of Sleep Mode is dictated by the length of time the ZZ is in a High state.

After entering Sleep Mode, all inputs except ZZ become disabled and all outputs go to High-Z.


The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep Mode.

When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tzzɪ is met. Any operation pending when entering Sleep Mode is not guaranteed to successful complete. Therefore, Sleep Mode (Read or Write) must not be initiated until valid pending operations are completed. similarly, when exiting Sleep Mode during tpus, only a Deselect or Read cycle should be given while the SRAM is transitioning out of Sleep Mode.

## **Sleep Mode Electrical Characteristics**

Description	Condition	Symbol	Min	Max	Unit
Current during SLEEP MODE	$ZZ \geq V$ IH	ISB2		30	mA
ZZ active to input ignored		tpds	2		cycle
ZZ inactive to input sampled		tpus	2		cycle
ZZ active to SLEEP current		tzzı		2	cycle
ZZ inactive to exit SLEEP current		trzzi	0		


## **Sleep Mode Waveform**



DON'T CARE




# **Timing Waveform Of Read Cycle**



NOTES:  $\overline{\text{Write}} = L \text{ means } \overline{\text{WE}} = L, \text{ and } \overline{\text{BW}}x = L$ 



# **Timing Waveform Of Write Cycle**




NOTES:  $\overline{W}$ rite = L means  $\overline{WE}$  = L, and  $\overline{BW}$ x = L  $\overline{CS}$  = L means  $\overline{CS}$ 1 = L, CS2 = H and  $\overline{CS}$ 2 = L  $\overline{CS}$  = H means  $\overline{CS}$ 1 = H, or  $\overline{CS}$ 1 = L and  $\overline{CS}$ 2 = H, or  $\overline{CS}$ 1 = L, and CS2 = L

☑ Don't Care
☑ Undefined




# **Timing Waveform Of Single Read/Write**






# Timing Waveform Of CKE Operation





# Timing Waveform Of CS Operation





## **Package Dimensions**

