9Mb NTSRAM Sync-Pipelined Burst Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Netsol products, contact your nearest Netsol office.
- 2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

^{*} Netsol reserves the right to change products or specification without notice.



Document Title

256Kx36 & 512Kx18 Bit NTSRAM Synchronous Pipelined Burst

Revision History

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Aug. 2011	Preliminary
1.0	 Final Spec Release Insert ICC Parameters 	Nov. 2011	Final



256Kx36 & 512Kx18 Bit NTSRAM Synchronous Pipelined Burst

Features

- Fully registered inputs and outputs for pipelined operation
- VDD = $2.5V(2.3V \sim 2.7V)$ or $3.3V(3.1V \sim 3.5V)$ Power Supply
- VDDQ = 2.3V~2.7V I/O Power Supply (VDD=2.5V) or 2.3V~3.5V I/O Power Supply (VDD=3.3V)
- Byte Writable Function
- Enable clock and suspend operation
- Single Read/Write control pin
- Asynchronous output enable control
- Self-timed Write control
- Three Chip Enable for simple depth expansion with no data contention
- An interleaved burst or a linear burst mode
- Power Down mode
- Operating in commeical and industrial temperature range
- 100-TQFP-1420A (Lead free package)

General Description

The S7N803631M and S7N801831M are 9,437,184-bits Synchronous Static SRAMs. The NTSRAM, or Non-Turnaround Static Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock.

Burst order control must be tied "High or Low". Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals. For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The S7N803631M and S7N801831M are implemented with high performance CMOS technology and is available in 100pin TQFP package. Multiple power and ground pins minimize ground bounce.

Key Parameters

Parameter	Symbol	-25	-16	Unit
Cycle Time	tCYC	4.0	6.0	ns
Clock Access Time	tCD	2.6	3.5	ns
Output Enable Access Time	tOE	2.6	3.5	ns
Operating Current	Icc	160	120	mA
Standby Current	IsB2	30	30	mA

8Mb NTSRAM Pipelined Ordering Information


	-	•			
Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
512Kv18	3.3/2.5	4.0	2.6	S7N801831M-PC(I)25	0
312KX10	512Kx18 3.3/2.5		3.5	S7N801831M-PC(I)16	0
256Kx36	3.3/2.5	4.0	2.6	S7N803631M-PC(I)25	0
230000	3.3/2.5	6.0	3.5	S7N803631M-PC(I)16	0

Note 1. P [Pakage type]: P - Pb Free


2. C(I) [Operating Temperature] : C-Commertial, I-Industrial




Logic Block Diagram - S7N803631M (256K x 36)




Logic Block Diagram - S7N801831M (512K x 18)







100 TQFP Package Pin Configurations(Top View)




Pin Name

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
Α	Address Inputs	32,33,34,35,44,45,46	VDD	Power Supply	15,41,65,91
		47,48,49,50,81,82,83		(2.5V~3.3V)	
		99,100	VSS	Ground	17,40,67,90
A0,A1	Burst Address Inputs	37,36			
ADV	Address Advance/Load	85	N.C.	No Connect	14,16,38,39,42,43,66,84
WE	Read/Write Control Input	88			
CLK CKE	Clock	89	DQa	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CKE	Clock Enable	87	DQb	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CS1	Chip Select	98	DQc	Data Inputs/Outputs	2,3,6,7,8,9,12,13
<u>CS</u> 2 <u>CS</u> 2	Chip Select	97	DQd	Data Inputs/Outputs	18,19,22,23,24,25,28,29
CS2	Chip Select	92	DQPa~Pd	Data Inputs/Outputs	51,80,1,30
$\overline{BW}x(x=a,b,c,d)$	Byte Write Inputs	93,94,95,96			
ŌĒ	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64		(2.5V~3.3V)	
LBO	Burst Mode Control	31	VSSQ	Output Ground	5,10,21,26,55,60,71,76

 $\textbf{Note:} \ 1. \ A_0 \ \text{and} \ A_1 \ \text{are the two least significant bits} (LSB) \ \text{of the address field and set the internal burst counter if burst is desired.}$



100 TQFP Package Pin Configurations(Top View)



Pin Name

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
Α	Address Inputs	32,33,34,35,44,45,46,	VDD	Power Supply	15,41,65,91
		47,48,49,50,80,81,82,		(2.5V~3.3V)	
		83,99,100	VSS	Ground	17,40,67,90
A0,A1	Burst Address Inputs	37,36			
ADV WE	Address Advance/Load	85	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,
WE	Read/Write Control Input	88			30,38,39,42,43,51,52,53,
CLK CKE	Clock	89			56,57,66,75,78,79,84,95,96
CKE	Clock Enable	87			
CS ₁	Chip Select	98	DQa	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS2	Chip Select	97	DQb	Data Inputs/Outputs	8,9,12,13,18,19,22,23
CS2	Chip Select	92	DQPa,DQPb	Data Inputs/Outputs	74,24
$\overline{BW}x(x=a,b)$	Byte Write Inputs	93,94			
ŌĒ	Output Enable	86	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64		(2.5V~3.3V)	
LBO	Burst Mode Control	31	VSSQ	Output Ground	5,10,21,26,55,60,71,76

NOTE: Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



S7N803631M S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

Function Description

The S7N803631M and S7N801831M are NTSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable($\overline{\text{CKE}}$) pin allows the operation of the chip to be suspended as long as necessary. When $\overline{\text{CKE}}$ is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NTSRAM latches external address and initiates a cycle, when $\overline{\text{CKE}}$, ADV are driven to low and all three chip enables($\overline{\text{CS}}_1$, CS₂, $\overline{\text{CS}}_2$) are active . Output Enable($\overline{\text{OE}}$) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, all three chip enables($\overline{CS1}$, $\overline{CS2}$) are active, the write enable input signals \overline{WE} are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when $\overline{\text{WE}}$ is driven low at the rising edge of the clock. $\overline{\text{BW}}$ [d:a] can be used for byte write operation. The pipelined NTSRAM uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, $\overline{\text{WE}}$ and address are registered, and the data associated with that address is required two cycle later

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

Burst Sequence Table

(Interleaved Burst, LBO=High)

LBO PIN	LBO PIN HIGH		Case 1		Case 2		Case 3		Case 4	
LBO FIN	IIIGII	A 1	A ₀							
Fii	rst Address	0	0	0	1	1	0	1	1	
		0	1	0	0	1	1	1	0	
		1	0	1	1	0	0	0	1	
Fourth Address		1	1	1	0	0	1	0	0	


(Linear Burst, LBO=Low)

LBO PIN	PIN LOW		Case 1		Case 2		Case 3		Case 4	
LBO FIIN	LOW	A 1	A ₀							
Fir	First Address		0	0	1	1	0	1	1	
		0	1	1	0	1	1	0	0	
	\downarrow	1	0	1	1	0	0	0	1	
Fourth Address		1	1	0	0	0	1	1	0	

Note : 1. $\overline{\text{LBO}}$ pin must be tied to High or Low, and Floating State must not be allowed.



State Diagram For NTSRAM



Command	Action
DS	Deslect
Read	Begin Read
Write	Begin Write
Burst	Begin Read Begin Write Continue Deselect

Notes : 1. An Ignore Clock Edge cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock(CLK)



Truth Tables

Synchronous Truth Table

CS ₁	CS ₂	CS ₂	ADV	We	BWx	OE	CKE	CLK	Address Accessed	Operation
Н	Χ	Χ	L	Χ	Χ	Χ	L	↑	N/A	Not Selected
Х	L	Χ	L	Χ	Χ	Χ	L	↑	N/A	Not Selected
Х	Χ	Η	┙	Χ	Χ	Χ	L	↑	N/A	Not Selected
Х	Χ	Χ	Н	Χ	Χ	Χ	L	↑	N/A	Not Selected Continue
L	Н	L	L	Н	Χ	L	L	↑	External Address	Begin Burst Read Cycle
Х	Χ	Χ	Н	Χ	Χ	L	L	1	Next Address	Continue Burst Read Cycle
L	Н	L	L	Н	Χ	Н	L	↑	External Address	NOP/Dummy Read
Х	Χ	Χ	Н	Χ	Χ	Η	L	↑	Next Address	Dummy Read
L	Н	L	L	L	L	Χ	L	1	External Address	Begin Burst Write Cycle
Х	Χ	Χ	Н	Χ	L	Χ	L	1	Next Address	Continue Burst Write Cycle
L	Н	L	L	L	Н	Х	L	↑ N/A		NOP/Write Abort
Х	Χ	Χ	Н	Χ	Н	Χ	L	↑ Next Address		Write Abort
Х	Х	Х	Х	Χ	Х	Х	Н	1	Current Address	Ignore Clock

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (\uparrow).
- 3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.
- 4. We = L means Write operation in Write Truth Table.
 We = H means Read operation in Write Truth Table.
- 5. Operation finally depends on status of asynchronous input pins(ZZ and $\overline{\text{OE}}$).

Write Truth Table(x36)

WE	BWa	BWb	BWc	BWd	Operation
Н	X	X	X	X	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(\uparrow).

Write Truth Table(x18)

WE	BWa	BWb	Operation
Н	X	X	Read
L	L	Н	Write Byte a
L	Н	L	Write Byte b
L	L	L	Write All Bytes
L	Н	Н	Write Abort/NOP

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK($\ \)$).



Asynchronous Truth Table

Operation	ZZ	OE	I/O Status
Sleep Mode	Н	Χ	High-Z
Read	L	L	DQ
Redu	L	Н	High-Z
Write	L	Χ	Din, High-Z
Deselected	L	Χ	High-Z

Notes

- 1. X means "Don't Care".
- 2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
- Deselected means power Sleep Mode of which stand-by current depends on cycle time.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Voltage on VDD Supply Relative to Vss	V _{DD}	-0.3 to 4.6	V	
Voltage on Any Other Pin Relative to Vss	VIN	-0.3 to VDD+0.3	V	
Power Dissipation	Po	1.6	W	
Storage Temperature	Tstg	-65 to 150	°C	
On a water a Tarana a water wa	Commercial	Topr	0 to 70	°C
Operating Temperature	Industrial	Topr	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	

Notes: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Conditions

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	V _{DD1}	2.3	2.5	2.7	V
	VDDQ1	2.3	2.5	2.7	V
	V _{DD2}	3.1	3.3	3.5	V
	VDDQ2	2.3	3.3	3.5	V
Ground	Vss	0	0	0	V


Notes: 1. The above parameters are also guaranteed at industrial temperature range.

Capacitence(TA=25°C, f=1MHz)


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

Note: Sampled not 100% tested.

Overshoot Timing



Undershoot Timing





^{2.} It should be $VDDQ \leq VDD$

DC Electrical Caracteristics

Parameter	Symbol	Test Conditions		Min	Max	Unit	Notes
Input Leakage Current(except ZZ)	IIL	VDD=Max ; VIN=Vss to VDD	-2	+2	uA		
Output Leakage Current	IoL	Output Disabled, Vout=Vss to VDDQ		-2	+2	uA	
Operating Current	Icc	Device Selected, Iout=0mA,	-25	-	160	mA	1,2
Operating Current		$ZZ \leq VIL$, Cycle Time \geq tcyc Min	-16	-	120		1,2
	Isb	Device deselected, IouT=0mA, ZZ≤VIL,	-25	-	50	mA	
	150	$f=Max$, All $Inputs \le VIL$ or $\ge VIH$	-16		45	mA	
Standby Current	ISB1	Device deselected, Iout=0mA, ZZ \leq 0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V) Device deselected, Iout=0mA, ZZ \geq VDD-0.2V, f=Max, All Inputs \leq VIL or \geq VIH		-	30	mA	
	ISB2			-	30	mA	
Output Low Voltage(3.3V I/O)	Vol	IoL=8.0mA		-	0.4	V	
Output High Voltage(3.3V I/O)	Vон	IOH=-4.0mA		2.4	-	V	
Output Low Voltage(2.5V I/O)	Vol	IoL=1.0mA		-	0.4	V	
Output High Voltage(2.5V I/O)	Vон	IOH=-1.0mA		2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL			-0.3*	0.8	V	
Input High Voltage(3.3V I/O)	VIH			2.0	VDD+0.3**	V	3
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH			1.7	VDD+0.3**	V	3

Notes : The above parameters are also guaranteed at industrial temperature range.


1. Reference AC Operating Conditions and Characteristics for input and timing.

- Data states are all zero.
 In Case of I/O Pins, the Max. V_{IH}=V_{DDQ}+0.3V

Test Conditions

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

The above parameters are also guaranteed at industrial temperature range.



* Including Scope and Jig Capacitance

Fig. 1



AC Timing Characteristics

		•	-25	-	-16		
Parameter	Symbol -	Min	Max	Min	Max	Unit	
Cycle Time	tcyc	4.0	-	6.0	-	ns	
Clock Access Time	tcd	-	2.6	-	3.5	ns	
Output Enable to Data Valid	toe	-	2.6	-	3.5	ns	
Clock High to Output Low-Z	tlzc	1.5	-	1.5	-	ns	
Output Hold from Clock High	tон	1.5	-	1.5	-	ns	
Output Enable Low to Output Low-Z	tlzoe	0	=	0	-	ns	
Output Enable High to Output High-Z	thzoe	-	2.6	-	3.0	ns	
Clock High to Output High-Z	tHZC	-	2.6	-	3.0	ns	
Clock High Pulse Width	tсн	1.7	-	2.2	-	ns	
Clock Low Pulse Width	tcl	1.7	-	2.2	-	ns	
Address Setup to Clock High	tas	1.2	=	1.5	-	ns	
CKE Setup to Clock High	tces	1.2	-	1.5	-	ns	
Data Setup to Clock High	tos	1.2	-	1.5	-	ns	
Write Setup to Clock High (WE, BWx)	tws	1.2	=	1.5	-	ns	
Address Advance Setup to Clock High	tadvs	1.2	=	1.5	-	ns	
Chip Select Setup to Clock High	tcss	1.2	=	1.5	-	ns	
Address Hold from Clock High	tah	0.3	-	0.5	-	ns	
CKE Hold from Clock High	tceh	0.3	-	0.5	-	ns	
Data Hold from Clock High	tон	0.3	-	0.5	=	ns	
Write Hold from Clock High (WE, BWx)	twн	0.3	-	0.5	-	ns	
Address Advance Hold from Clock High	tadvh	0.3	-	0.5	-	ns	
Chip Select Hold from Clock High	tcsн	0.3	=	0.5	=	ns	
ZZ High to Power Down	tpds	2	-	2	-	cycle	
ZZ Low to Power Up	tpus	2	-	2	-	cycle	

Notes: 1. The above parameters are also guaranteed at industrial temperature range.



^{2.} All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and $\overline{\text{CS}}$ is sampled

low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

3. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.

4. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low, Both cases must meet setup and hold times.

^{5.} To avoid bus contention, At a given voltage and temperature tizc is more than thzc.

The specs as shown do not imply bus contention because tize is a Min. parameter that is worst case at totally different test conditions (0 $^{\circ}$ C, 3.5V) than tHzc, which is a Max. parameter(worst case at 70 $^{\circ}$ C, 3.1V)

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

Sleep Mode

Sleep Mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of Sleep Mode is dictated by the length of time the ZZ is in a High state.

After entering Sleep Mode, all inputs except ZZ become disabled and all outputs go to High-Z.


The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep Mode.

When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tzzI is met. Any operation pending when entering Sleep Mode is not guaranteed to successful complete. Therefore, Sleep Mode (Read or Write) must not be initiated until valid pending operations are completed. similarly, when exiting Sleep Mode during tpus, only a Deselect or Read cycle should be given while the SRAM is transitioning out of Sleep Mode.

Sleep Mode Electrical Characteristics

Description	Condition	Symbol	Min	Max	Unit
Current during SLEEP MODE	$ZZ \geq V_{IH}$	IsB2		30	mA
ZZ active to input ignored		tpds	2		cycle
ZZ inactive to input sampled		tpus	2		cycle
ZZ active to SLEEP current		tzzı		2	cycle
ZZ inactive to exit SLEEP current		trzzi	0		


Sleep Mode Waveform



☑ DON'T CARE



Timing Waveform Of Read Cycle




NOTES: $\overline{\text{Write}} = L \text{ means } \overline{\text{WE}} = L, \text{ and } \overline{\text{BWx}} = L$

 $\begin{array}{l} \overline{CS} = L \text{ means } \overline{CS}1 = L, CS2 = H \text{ and } \overline{CS}2 = L \\ \overline{CS} = H \text{ means } \overline{CS}1 = H, \text{ or } \overline{CS}1 = L \text{ and } \overline{CS}2 = H, \text{ or } \overline{CS}1 = L, \text{ and } CS2 = L \end{array}$




Timing Waveform Of Write Cycle



NOTES: Write = L means WE = L, and BWx = L \overline{CS} = L means \overline{CS} 1 = L, \overline{CS} 2 = H and \overline{CS} 2 = L \overline{CS} = H means \overline{CS} 1 = H, or \overline{CS} 1 = L and \overline{CS} 2 = H, or \overline{CS} 1 = L, and \overline{CS} 2 = L



Timing Waveform Of Single Read/Write




 \overline{CS} = L means \overline{CS}_1 = L, \overline{CS}_2 = H and \overline{CS}_2 = L \overline{CS} = H means \overline{CS}_1 = H, or \overline{CS}_1 = L and \overline{CS}_2 = H, or \overline{CS}_1 = L, and \overline{CS}_2 = L

☑ Don't Care




Timing Waveform Of CKE Operation





Timing Waveform Of CS Operation





Package Dimensions

