# 72Mb Quadruple-II BL2 SRAM Specification

# 165FBGA with Pb & Pb Free (ROHS Compliant)

# NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr



# **Document Title**

# 2Mx36 & 4Mx18 & 8Mx9 - Bit Quadruple-II Burst Length of 2 SRAM

# **Revision History**

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	May 2012	Preliminary
1.0	Final spec release Remove $\theta$ JB parameter in thermal resistance	Feb. 2013	Final
1.1	Correct errata on Setup and Hold Time	Jul. 2014	Final



## 2Mx36 & 4Mx18 & 8Mx9 - Bit Quadruple-II Burst Length of 2 SRAM

#### **Features**

- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
- Separate independent read and write data ports with concurrent read and write operation
- HSTL I/O
- Full data coherency, providing most current data.
- · Synchronous pipeline read with self timed early write.
- · Registered address, control and data input/output.
- DDR (Double Data Rate) Interface on read and write ports.
- Fixed 2-bit burst for both read and write operation.
- · Clock-stop supports to reduce current.
- Two input clocks (K and K) for accurate DDR timing at clock rising edges only.
- Two input clocks for output data (C and C) to minimize clock-skew and flight-time mismatches.
- Two echo clocks (CQ and CQ) to enhance output data traceability.
- · Single address bus.
- Byte write (x9, x18, x36) function.
- Separate read/write control pin (R and W)
- · Simple depth expansion with no data contention.
- Programmable output impedance.
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array FBGA) with body size of 13x15mm
   Lead Free

#### **Key Parameters**

Part Number	Org.	Cycle Time	Access Time	Unit	RoHS
S7R643682M-E(F)C(I)33		3.0	0.45	ns	О
S7R643682M-E(F)C(I)30	X36	3.3	0.45	ns	О
S7R643682M-E(F)C(I)25		4.0	0.45	ns	О
S7R641882M-E(F)C(I)33		3.0	0.45	ns	О
S7R641882M-E(F)C(I)30	X18	3.3	0.45	ns	О
S7R641882M-E(F)C(I)25		4.0	0.45	ns	О
S7R640982M-E(F)C(I)33		3.0	0.45	ns	О
S7R640982M-E(F)C(I)30	X9	3.3	0.45	ns	О
S7R640982M-E(F)C(I)25		4.0	0.45	ns	О

\* -E(F)C(I)

E(F) [Package type]: E-Pb Free, F-Pb

C(I) [Operating Temperature]: C-Commercial, I-Industrial

## **GENERAL DESCRIPTION**

The S7R643682M, S7R641882M and S7R640982M are 75,497,472-bits Quadruple Synchronous Pipelined Burst SRAMs. They are organized as 2,097,152 words by 36bits for S7R643682M, 4,194,304 words by 18bits for S7R641882M and 8,388,608 words by 9bits for S7R640982M.

The Quadruple operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into SRAM on every rising edge of K and  $\overline{K}$ , and transferred out of SRAM on every rising edge of C and  $\overline{C}$ . And totally independent read and write ports eliminate the need for high speed bus turn around

Address, data inputs, and all control signals are synchronized to the input clock (K or  $\overline{K}$ ). Normally data outputs are synchronized to output clocks (C and  $\overline{C}$ ), but when C and  $\overline{C}$  are tied high, the data outputs are synchronized to the input clocks (K and  $\overline{K}$ ). Read data are referenced to echo clock (CQ or  $\overline{CQ}$ ) outputs. Read address is registered on rising edges of the input K clocks, and write address is registered on rising edges of the input  $\overline{K}$  clocks.


Common address bus is used to access address both for read and write operations. The internal burst counter is fixed to 2-bit sequential for both read and write operations. Synchronous pipeline read and early write enable high speed operations. Simple depth expansion is accomplished by using  $\overline{R}$  and  $\overline{W}$  for port selection. Byte write operation is supported with  $\overline{BW}_0$  and  $\overline{BW}_1$  ( $\overline{BW}_2$  and  $\overline{BW}_3$ ) pins for x18 (x36) device and only  $\overline{BW}$  pin for x9 device.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.


The S7R643682M, S7R641882M and S7R640982M are implemented with Netsol's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.



# Logic Block Diagram - S7R643682M (2M x 36)




## Logic Block Diagram - S7R641882M (4M x 18)





# Logic Block Diagram - S7R640982M (8M x 9)





# 165FBGA PKG Pin Configurations - S7R643682M (2Mx36) - Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	SA	W	BW <sub>2</sub>	K	BW <sub>1</sub>	R	SA	NC/SA*	CQ
В	Q27	Q18	D18	SA	ВWз	K	BW <sub>0</sub>	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	SA	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
E	Q29	D29	Q20	VDDQ	Vss	Vss	Vss	VDDQ	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	VDD	Vss	VDD	VDDQ	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	VDD	Vss	VDD	VDDQ	Q13	D13	D5
н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	D31	Q31	D23	VDDQ	VDD	Vss	VDD	VDDQ	D12	Q4	D4
K	Q32	D32	Q23	VDDQ	VDD	Vss	VDD	VDDQ	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	Vss	Vss	Vss	VDDQ	D11	Q11	Q2
М	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
N	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	С	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

Notes: 1. \* Checked No Connect (NC) or Vss pins are reserved for higher density address, i.e. 10A for 144Mb and 2A for 288Mb. 2.  $\overline{BW_0}$  controls write to D0:D8,  $\overline{BW_1}$  controls write to D9:D17,  $\overline{BW_2}$  controls write to D18:D26 and  $\overline{BW_3}$  controls write to D27:D35.

#### **Pin Name**

Symbol	Pin Numbers	Description	Note
K, K	6B, 6A	Input Clock	
C, C	6P, 6R	Input Clock for Output Data	1
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable when low	
SA	3A,9A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-35	10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L 9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N 1C,1D,2E,1G,1J,2K,1M,1N,2P	Data Inputs	
Q0-35	11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L 9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N 3P,1B,2C,1E,1F,2J,1K,1L,2M,1P	Data Outputs	
W	4A	Write Control Pin, active when low	
R	8A	Read Control Pin, active when low	
BW0, BW1,BW2, BW3	7B,7A,5A,5B	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
VDD	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
VDDQ	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M, 8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,10A,	No Connect	3

**Notes:**1. C,  $\overline{C}$ , K or  $\overline{K}$  cannot be set to VREF voltage.

2. When ZQ pin is directly connected to Vbb output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

3. Not connected to chip pad internally.



# 165FBGA PKG Pin Configurations - S7R641882M (4Mx18) - Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	SA	W	BW <sub>1</sub>	K	NC/SA*	R	SA	SA	CQ
В	NC	Q9	D9	SA	NC	K	BW <sub>0</sub>	SA	NC	NC	Q8
С	NC	NC	D10	Vss	SA	SA	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
E	NC	NC	Q11	VDDQ	Vss	Vss	Vss	VDDQ	NC	D6	Q6
F	NC	Q12	D12	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	Q5
G	NC	D13	Q13	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	D5
н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	D14	VDDQ	VDD	Vss	VDD	VDDQ	NC	Q4	D4
K	NC	NC	Q14	VDDQ	VDD	Vss	VDD	VDDQ	NC	D3	Q3
L	NC	Q15	D15	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q2
М	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
N	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
P	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

Notes: 1. \* Checked No Connect(NC) pins are reserved for higher density address, i.e. 2A for 144Mb and 7A for 288Mb. 2.  $\overline{BW}_0$  controls write to D0:D8 and  $\overline{BW}_1$  controls write to D9:D17.

#### **Pin Name**

Symbol	Pin Numbers	Description	Note
K, $\overline{K}$	6B, 6A	Input Clock	
C, $\overline{C}$	6P, 6R	Input Clock for Output Data	1
$CQ, \overline{CQ}$	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable when low	
SA	3A,9A,10A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-17	10P,11N,11M,10K,11J,11G,10E,11D,11C,3B,3C,2D, 3F,2G,3J,3L,3M,2N	Data Inputs	
Q0-17	11P,10M,11L,11K,10J,11F,11E,10C,11B,2B,3D,3E, 2F,3G,3K,2L,3N,3P	Data Outputs	
W	4A	Write Control Pin, active when low	
R	8A	Read Control Pin, active when low	
BW <sub>0</sub> , BW <sub>1</sub>	7B, 5A	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
VDD	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
VDDQ	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,7A,1B,5B,9B,10B,1C,2C,9C,1D,9D,10D,1E,2E,9E, 1F,9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9J,1L,9L,10L,1M,2M, 9M,1N,9N,10N,1P,2P,9P	No Connect	3

Notes: 1. C,  $\overline{C}$ , K or  $\overline{K}$  cannot be set to VREF voltage.



<sup>2.</sup> When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

<sup>3.</sup> Not connected to chip pad internally.

# 165FBGA PKG Pin Configurations - S7R640982M (8Mx9) - Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	SA	SA	W	NC	K	NC/SA*	R	SA	SA	CQ
В	NC	NC	NC	SA	NC/SA*	K	BW	SA	NC	NC	Q4
С	NC	NC	NC	Vss	SA	SA	SA	Vss	NC	NC	D4
D	NC	D5	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
E	NC	NC	Q5	VDDQ	Vss	Vss	Vss	VDDQ	NC	D3	Q3
F	NC	NC	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
G	NC	D6	Q6	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	Q2	D2
K	NC	NC	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
L	NC	Q7	D7	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q1
М	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	D1
N	NC	D8	NC	Vss	SA	SA	SA	Vss	NC	NC	NC
Р	NC	NC	Q8	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	Ю	SA	SA	SA	TMS	TDI

Notes: 1. \* Checked No Connect(NC) pins are reserved for higher density address, i.e. 7A for 144Mb, 5B for 288Mb. 2. BW controls write to D0:D8.

#### **Pin Name**

Symbol	Pin Numbers	Description	Note
K, K	6B, 6A	Input Clock	
C, C	6P, 6R	Input Clock for Output Data	1
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable when low	
SA	2A,3A,9A,10A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R, 7R-9R	Address Inputs	
D0-8	11M,11J,10E,11C,2D,2G,3L,2N,10P	Data Inputs	
Q0-8	11L,10J,11E,11B,3E,3G,2L,3P,11P	Data Outputs	
W	4A	Write Control Pin, active when low	
R	8A	Read Control Pin, active when low	
BW	7B	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
VDD	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
VDDQ	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	5A,7A,1B,2B,3B,5B,9B,10B,1C,2C,3C,9C,10,1D,3D, 9D,10D,11D,1E,2E,9E,1F,2F,3F,9F,10F,11F,1G,9G,10G,11G, 1J,2J,3J,9J,1K,2K,3K,9K,10K,11K,1L,9L,10L,1M,2M,3M,9M 10M,1N,3N,9N,10N,11N,1P,2P,9P	No Connect	3

**Notes:** 1. C,  $\overline{C}$ , K or  $\overline{K}$  cannot be set to VREF voltage.

2. When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

3. Not connected to chip pad internally.



#### **Read Operations**

Read cycles are initiated by activating  $\overline{R}$  at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock. For 2-bit burst DDR operation, it will access two 36-bit or 18-bit or 9-bit data words with each read command.

The first pipelined data is transferred out of the device triggered by  $\overline{C}$  clock following next  $\overline{K}$  clock rising edge. Next burst data is triggered by the rising edge of following C clock rising edge. Continuous read operations are initiated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both C and  $\overline{C}$  clocks. In case C and  $\overline{C}$  tied to high, output data are triggered by K and  $\overline{K}$  instead of C and  $\overline{C}$ .

When the  $\overline{R}$  is disabled after a read operation, the S7R643682M, S7R641882M and S7R640982M will first complete burst read operation before entering into deselect mode at the next K clock rising edge. Then output drivers disabled automatically to high impedance state.

#### **Write Operations**

Write cycles are initiated by activating  $\overline{W}$  at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with following  $\overline{K}$  clock. For 2-bit burst DDR operation, it will write two 36-bit or 18-bit or 9-bit data words with each write command.

The first "early" data is transferred and registered in to the device synchronous with same K clock rising edge with  $\overline{W}$  presented. Next burst data is transferred and registered synchronous with following  $\overline{K}$  clock rising edge. Continuous write operations are initiated with K rising edge. And "early write" data is presented to the device on every rising edge of both K and  $\overline{K}$  clocks.

When the  $\overline{W}$  is disabled, the S7R643682M, S7R641882M and S7R640982M will enter into deselect mode. The device disregards input data presented on the same cycle  $\overline{W}$  disabled.

The S7R643682M, S7R641882M and S7R640982M support byte write operations. With activating  $\overline{BW}_0$  or  $\overline{BW}_1$  ( $\overline{BW}_2$  or  $\overline{BW}_3$ ) in write cycle, only one byte of input data is presented. In S7R641882M,  $\overline{BW}_0$  controls write operation to D0:D8,  $\overline{BW}_1$  controls write operation to D9:D17. And in S7R643682M,  $\overline{BW}_2$  controls write operation to D18:D26,  $\overline{BW}_3$  controls write operation to D27:D35. And in S7R640982M,  $\overline{BW}$  controls write operation to D0:D8.

#### Single Clock Mode

S7R643682M, S7R641882M and S7R640982M can be operated with the single clock pair K and  $\overline{K}$ , instead of C or  $\overline{C}$  for output clocks.

To operate these devices in single clock mode, C and  $\overline{C}$  must be tied high during power up and must be maintained high during operation. After power up, this device can't change to or from single clock mode. System flight time and clock skew could not be compensated in this mode

#### **Depth Expansion**

Separate input and output ports enables easy depth expansion. Each port can be selected and deselected independently and read and write operation do not affect each other. Before chip deselected, all read and write pending operations are completed.

#### **Programmable Impedance Output Buffer Operation**

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor (RQ). The value of RQ (within 15%) is five times the output impedance desired. For example,  $250\Omega$  resistor will give an output impedance of  $50\Omega$ . Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. To guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

#### **Echo clock operation**

To assure the output traceability, the SRAM provides the output Echo clock, pair of compliment clock CQ and  $\overline{CQ}$ , which are synchronized with internal data output. Echo clocks run free during normal operation.

The Echo clock is triggered by internal output clock signal, and transferred to external through same structures as output driver.



#### **Clock Consideration**

S7R643682M,S7R641882M and S7R640982M utilizes internal DLL (Delay-Locked Loops) for maximum output data valid window. It can be placed into a stopped-clock state to minimize power with a modest restart time of 1024 clock cycles. Circuitry automatically resets the DLL when absence of input clock is detected.

## Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, Vdd, VddQ, VREF, then Vin. Vdd and VddQ can be applied simultaneously, as long as VddQ does not exceed Vdd by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, VREF, VddQ, Vdd, Vss. Vdd and VddQ can be removed simultaneously, as long as VddQ does not exceed Vdd by more than 0.5V during power-down.

# Detail Specification of Power-Up Sequence in Quadruple-II SRAM

Quadruple-II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

#### Power-Up Sequence


- 1. Apply power and keep Doff at low state (All other inputs may be undefined)
  - Apply VDD before VDDQ
  - Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and clock (K,  $\overline{K}$ , C,  $\overline{C}$ ), take  $\overline{\text{Doff}}$  to be high.
- 3. The additional 1024 cycles of clock input is required to lock the DLL after enabling DLL
  - \* **Notes**: If you want to tie up the  $\overline{\text{Doff}}$  pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.

## DLL Constraints


- 1. DLL uses either K or C clock as its synchronizing input, the input should have low phase jitter which is specified as TKC var.
- 2. The lower end of the frequency at which the DLL can operate is 8.4ns.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.



# Power up & Initialization Sequence (Doff pin controlled)



# Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)



<sup>\*</sup> Notes: When the operating frequency is changed, It is required to reset DLL again.

After reseting DLL, the minimum 1024 cycles of clock input is needed to lock the DLL.



#### **Truth Tables**

#### **SYNCHRONOUS TRUTH TABLE**

К	R	w	I	D		Q	Operation
N.	K	VV	D(A0)	D(A1)	Q(A0)	Q(A1)	Operation
Stopped	Х	Х	Previous state	Previous state	Previous state	Previous state	Clock Stop
1	Н	Н	Х	Х	High-Z	High-Z	No Operation
1	L	Х	X	X	Dou⊤ at C(t+1)	Dout at C(t+2)	Read
1	Х	L	Din at K(t)	Din at K(t)	Х	Х	Write

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by ( $\uparrow$ ).
- 3. Before enter into clock stop status, all pending read and write operations will be completed.

#### WRITE TRUTH TABLE(x18)

K	ĸ	BW <sub>0</sub>	BW <sub>1</sub>	Operation
1		L	L	WRITE ALL BYTEs ( K↑)
	1	L	L	WRITE ALL BYTEs ( K↑)
1		L	Н	WRITE BYTE 0 ( K1)
	1	L	Н	WRITE BYTE 0 ( K ↑)
1		Н	L	WRITE BYTE 1 ( K <sup>↑</sup> )
	1	Н	L	WRITE BYTE 1 ( K ↑)
1		Н	Н	WRITE NOTHING ( K1)
	1	Н	Н	WRITE NOTHING ( K↑)

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  ( $\uparrow$ ).
- 3. Assumes a WRITE cycle was initiated.
- 4. This table illustrates operation for x18 devices. x9 device operation is similar except that  $\overline{BW}$  controls D0:D8.

#### WRITE TRUTH TABLE(x36)

K	ĸ	BW <sub>0</sub>	BW <sub>1</sub>	BW <sub>2</sub>	BW <sub>3</sub>	Operation
<b>↑</b>		L	L	L	L	WRITE ALL BYTEs ( K↑)
	1	L	L	L	L	WRITE ALL BYTEs ( K↑)
<b>↑</b>		L	Н	Н	Н	WRITE BYTE 0 ( K↑ )
	1	L	Н	Н	Н	WRITE BYTE 0 ( K↑)
1		Н	L	Н	Н	WRITE BYTE 1 ( K↑ )
	1	Н	L	Н	Н	WRITE BYTE 1 ( K↑)
<b>↑</b>		Н	Н	L	L	WRITE BYTE 2 and BYTE 3 ( K↑ )
	1	Н	Н	L	L	WRITE BYTE 2 and BYTE 3 ( $\overline{K}$ )
<b>↑</b>		Н	Н	Н	Н	WRITE NOTHING ( K↑)
	1	Н	Н	Н	Н	WRITE NOTHING ( K↑)

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  ( $\uparrow$ ).
- 3. Assumes a WRITE cycle was initiated.



# **Absolute Maximum Ratings\***

Parameter	•	Symbol	Rating	Unit
Voltage on VDD Supply Relative to Vss		VDD	-0.5 to 2.9	V
Voltage on VDDQ Supply Relative to Vss		VDDQ	-0.5 to VDD	V
Voltage on Input Pin Relative to Vss		Vin	-0.5 to VDD+0.3	V
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature Commercial / Industrial		Topr	0 to 70 / -40 to 85	°C
Storage Temperature Range Under Bias		TBIAS	-10 to 85	°C

<sup>\*</sup>Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Operating Conditions**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	VDD	1.7	1.9	V
Supply Voltage	VDDQ	1.4	1.9	V
Reference Voltage	VREF	0.68	0.95	V

#### **DC Electrical Characteristics**

Parameter	Symbol	test Conditions		Min	Max	Unit	Notes
Input Leakage Current	lıL	VDD=Max; VIN=Vss to VDDQ		-2	+2	μΑ	
Output Leakage Current	lol	Output Disabled,		-2	+2	μΑ	
		V M I O A	-33	-	950		
Operating Current (x36)	Icc	VDD=Max, IOUT=0mA Cycle Time ≥ tкнкн Min	-30	-	890	mA	1,5
		Cycle Time 2 KHKH Will	-25	-	740		
		V M I O A	-33	-	820		
Operating Current (x18)	Icc	VDD=Max, IOUT=0mA Cycle Time ≥ tкнкн Min	-30	-	770	mA	1,5
		Cycle Time 2 KHKH Will	-25	-	670		
			-33	-	780		1,5
Operating Current (x9)	Icc	VDD=Max, IOUT=0mA Cycle Time ≥ tкнкн Min	-30	-	740	mA	
		Cycle Time 2 KHKH Will	-25	-	640		
		Device deselected, IOUT=0mA,	-33	-	370		
Standby Current (NOP)	ISB1	f=Max, All Inputs≤0.2V or ≥ V <sub>DD</sub> -	-30	-	360	mA	1,6
		0.2V -25		-	340		
Output High Voltage	VoH1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,7
Output Low Voltage	Vol1			VDDQ/2-0.12	VDDQ/2+0.12	V	3,7
Output High Voltage	VOH2	Iон=-1.0mA		VDDQ-0.2	VDDQ	V	4
Output Low Voltage	VOL2	IoL=1.0mA		Vss	0.2	V	4
Input Low Voltage	VIL			-0.3	VREF-0.1	V	8,9
Input High Voltage	VIH			VREF+0.1	VDDQ+0.3	V	8,10

Notes: 1. Minimum cycle. IOUT=0mA.

- 2. |IoH|=(VDDQ/2)/(RQ/5) for  $175\Omega \le RQ \le 350\Omega$ .
- 3. |IoL|=(VDDQ/2)/(RQ/5) for  $175\Omega \le RQ \le 350\Omega$ .
- 4. Minimum Impedance Mode when ZQ pin is connected to  $V_{\text{DD}}$ .
- 5. Operating current is calculated with 50% read cycles and 50% write cycles.
- 6. Standby Current is only after all pending read and write burst operations are completed.
- 7. Programmable Impedance Mode.
- 8. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
- 9. VIL (Min.) DC=-0.3V, VIL (Min)AC=-1.5V(pulse width  $\leq$  3ns).
- 10. VIH (Max)DC=VDDQ+0.3, VIH (Max)AC=VDDQ+0.85V(pulse width  $\leq$  3ns).



<sup>2.</sup> VDDQ must not exceed VDD during normal operation.

#### **AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit	Notes
Input High Voltage	VIH (AC)	VREF + 0.2	-	٧	1,2
Input Low Voltage	VIL (AC)	-	VREF - 0.2	V	1,2

Notes: 1. This condition is for AC function test only, not for AC parameter test.

- 2. To maintain a valid level, the transition edge of the input must:
  - a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)
  - b) Reach at least the target AC level
  - c) After the AC target level is reached, continue to maintain at least the target DC level,  $V_{IL(DC)}$  or  $V_{IH(DC)}$

# **AC Timing Characteristics**

_ ,		-3	33	-3	30	-2	25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock									ı
Clock Cycle Time (K, $\overline{K}$ , C, $\overline{\overline{C}}$ )	tkhkh	3.00	8.40	3.30	8.40	4.00	8.40	ns	
Clock Phase Jitter (K, $\overline{K}$ , C, $\overline{C}$ )	tKC var		0.20		0.20		0.20	ns	5
Clock High Time (K, $\overline{K}$ , C, $\overline{C}$ )	tkhkl	1.2		1.32		1.60		ns	
Clock Low Time (K, $\overline{K}$ , C, $\overline{C}$ )	tklkh	1.2		1.32		1.60		ns	
Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$ , C $\uparrow \rightarrow \overline{\text{C}}\uparrow$ )	tkH <del>K</del> H	1.35		1.49		1.80		ns	
Clock to data clock (K $\uparrow \rightarrow C\uparrow$ , $\overline{K}\uparrow \rightarrow \overline{C}\uparrow$ )	tkhch	0.00	1.30	0.00	1.45	0.00	1.80	ns	
DLL Lock Time (K, C)	tKC lock	1024		1024		1024		cycle	6
K Static to DLL reset	tKC reset	30		30		30		ns	
Output Times									
C, C High to Output Valid	tchqv		0.45		0.45		0.45	ns	3
C, C High to Output Hold	tchqx	-0.45		-0.45		-0.45		ns	3
C, C High to Echo Clock Valid	tchcqv		0.45		0.45		0.45	ns	
C, C High to Echo Clock Hold	tchcqx	-0.45		-0.45		-0.45		ns	
CQ, CQ High to Output Valid	tcqhqv		0.25		0.27		0.30	ns	7
CQ, CQ High to Output Hold	tсанах	-0.25		-0.27		-0.30		ns	7
C, High to Output High-Z	tchqz		0.45		0.45		0.45	ns	3
C, High to Output Low-Z	tchqx1	-0.45		-0.45		-0.45		ns	3
Setup Times									
Address valid to K rising edge	tavkh	0.28		0.30		0.35		ns	
Control inputs valid to K rising edge	tıvkh	0.28		0.30		0.35		ns	2
Data-in valid to K, K rising edge	tovkh	0.28		0.30		0.35		ns	
Hold Times	·			•		•			
K rising edge to address hold	tkhax	0.28		0.30		0.35		ns	
K rising edge to control inputs hold	tkHIX	0.28		0.30		0.35		ns	
K, K rising edge to data-in hold	tkhdx	0.28		0.30		0.35		ns	

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.

- 2. Control singles are  $\overline{R}$ ,  $\overline{W}$ , $\overline{BW}$ 0, $\overline{BW}$ 1 and  $\overline{BW}$ 2,  $\overline{BW}$ 3, also for x36 3. If  $\overline{C}$ , $\overline{C}$  are tied high,  $\overline{K}$ , $\overline{K}$  become the references for  $\overline{C}$ , $\overline{C}$  timing parameters.
- 4. To avoid bus contention, at a given voltage and temperature tCHQX₁ is bigger than tCHQZ.

  The specs as shown do not imply bus contention because tCHQX₁ is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7V)
- It is not possible for two SRAMs on the same board to be at such different voltage and temperature. 5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.
- Echo clock is very tightly controlled to data valid/data hold. By design, there is a ± 0.1 ns variation from echo clock to data.
  The data sheet parameters reflect tester guardbands and test setup variations.



## **Thermal Resistance**

Parameter	Symbol	Typical	Unit	Notes
Junction to Ambient	θЈА	20.2	°C/W	
Junction to Case	θјС	2.1	°C/W	

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. T<sub>J</sub>=T<sub>A</sub> + P<sub>D</sub> x θ<sub>JA</sub>

## Pin Capacitance

Parameter	Symbol	Test Condition	Тур	Max	Unit	Notes
Address Control Input Capacitance	CIN	VIN=0V	3.5	4	pF	
Input and Output Capacitance	Соит	Vout=0V	4	5	pF	
Clock Capacitance	Cclk	-	3	4	pF	

Note: 1. Parameters are tested with RQ=250  $\!\Omega$  and VDDQ=1.5V.


2. Periodically sampled and not 100% tested.

## **AC Test Conditions**


Parameter	Symbol	Value	Unit
Core Power Supply Voltage	VDD	1.7~1.9	V
Output Power Supply Voltage	VDDQ	1.4~1.9	V
Input High/Low Level	VIH/VIL	1.25/0.25	V
Input Reference Level	VREF	0.75	V
Input Rise/Fall Time	Tr/Tr	0.3/0.3	ns
Output Timing Reference Level		VDDQ/2	V

Note: Parameters are tested with RQ=250 $\Omega$ 


# **AC Test Output Load**



## **Overershoot Timing**




# **Undershoot Timing**



Note: For power-up, ViH  $\leq$  VDDQ+0.3V and VDD  $\leq$  1.7V and VDDQ  $\leq$  1.4V t  $\leq$  200ms




## **Application Information**






## TIMING WAVE FORMS OF READ AND NOP



**Note**: 1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0. 2. Outputs are disabled one cycle after a NOP.

## TIMING WAVE FORMS OF WRITE AND NOP




Note: 1.D1-1 refers to input to address A1+0, D1-2 refers to input to address A1+1, i.e the next internal burst address following A1+0.

2. BWx (NWx) assumed active.



## TIMING WAVE FORMS OF READ, WRITE AND NOP



Note: 1. If address A1=A2, data Q1-1=D2-1, data Q1-2=D2-2.

Write data is forwarded immediately as read results.


2. BWx (NWx) assumed active.



## IEEE 1149.1 Test Access Port and Boundary Scan-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

## JTAG Block Diagram




## **JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	RESERVED	Do Not Use	6
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	RESERVED	Do Not Use	6
1	1	1	BYPASS	Bypass Register	4

#### NOTE:

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

## **TAP Controller State Diagram**





Rev. 1.1 Jul. 2014

# **Scan Register Definition**

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
2M x 36 4M x 18 8M x 9	3 bits	1 bit	32 bits	109 bits

# **ID Registration Definition**

Part	Revision Number (31:29)	Part Configuration (28:12)	Netsol JEDEC Code (11: 1)	Start Bit(0)
2M x 36 4M x 18 8M x 9	000	00def0wx0t0q0b0s0	01111011001	1

Note: Part Configuration

/def=011 for 72Mb, /wx=11 for x36, 10 for x18, 00 for x9

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for Quadruple, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

## **Boundary Scan Exit Order**

Boundary occ	AII EXIL OIGCI
Order	Pin ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	10P
12	10N
13	9P
14	10M
15	11N
16	9M
17	9N
18	11L
19	11M
20	9L
21	10L
22	11K
23	10K
24	9J
25	9K
26	10J
27	11J
28	11H
29	10G
30	9G
31	11F
32	11G
33	9F
34	10F
35	11E
36	10E

37 10D 38 9E 39 10C 40 11D 41 9C 42 9D 43 11B 44 11C 45 9B 46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C 72 1D	Order	Pin ID
39       10C         40       11D         41       9C         42       9D         43       11B         44       11C         45       9B         46       10B         47       11A         48       10A         49       9A         50       8B         51       7C         52       6C         53       8A         54       7A         55       7B         56       6B         57       6A         58       5B         59       5A         60       4A         61       5C         62       4B         63       3A         64       2A         65       1A         66       2B         67       3B         68       1C         69       1B         70       3D         71       3C	37	10D
40 11D 41 9C 42 9D 43 11B 44 11C 45 9B 46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	38	9E
41     9C       42     9D       43     11B       44     11C       45     9B       46     10B       47     11A       48     10A       49     9A       50     8B       51     7C       52     6C       53     8A       54     7A       55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	39	10C
42 9D 43 11B 44 11C 45 9B 46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	40	11D
43 11B 44 11C 45 9B 46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	41	9C
44       11C         45       9B         46       10B         47       11A         48       10A         49       9A         50       8B         51       7C         52       6C         53       8A         54       7A         55       7B         56       6B         57       6A         58       5B         59       5A         60       4A         61       5C         62       4B         63       3A         64       2A         65       1A         66       2B         67       3B         68       1C         69       1B         70       3D         71       3C	42	9D
45 9B 46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	43	11B
46 10B 47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	44	11C
47 11A 48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	45	9B
48 10A 49 9A 50 8B 51 7C 52 6C 53 8A 54 7A 55 7B 56 6B 57 6A 58 5B 59 5A 60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	46	10B
49       9A         50       8B         51       7C         52       6C         53       8A         54       7A         55       7B         56       6B         57       6A         58       5B         59       5A         60       4A         61       5C         62       4B         63       3A         64       2A         65       1A         66       2B         67       3B         68       1C         69       1B         70       3D         71       3C	47	11A
50     8B       51     7C       52     6C       53     8A       54     7A       55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	48	10A
51     7C       52     6C       53     8A       54     7A       55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	49	9A
52     6C       53     8A       54     7A       55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	50	8B
53     8A       54     7A       55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	51	7C
54       7A         55       7B         56       6B         57       6A         58       5B         59       5A         60       4A         61       5C         62       4B         63       3A         64       2A         65       1A         66       2B         67       3B         68       1C         69       1B         70       3D         71       3C	52	6C
55     7B       56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	53	8A
56     6B       57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	54	7A
57     6A       58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	55	7B
58     5B       59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	56	6B
59     5A       60     4A       61     5C       62     4B       63     3A       64     2A       65     1A       66     2B       67     3B       68     1C       69     1B       70     3D       71     3C	57	6A
60 4A 61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	58	5B
61 5C 62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	59	5A
62 4B 63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	60	4A
63 3A 64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	61	5C
64 2A 65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	62	4B
65 1A 66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	63	3A
66 2B 67 3B 68 1C 69 1B 70 3D 71 3C	64	2A
67 3B 68 1C 69 1B 70 3D 71 3C	65	1A
68 1C 69 1B 70 3D 71 3C	66	2B
69 1B 70 3D 71 3C	67	3B
70 3D 71 3C	68	1C
71 3C	69	1B
		3D
72 1D	71	3C
	72	1D

Order	Pin ID		
73	2C		
74	3E		
75	2D		
76	2E		
77	1E		
78	2F		
79	3F		
80	1G		
81	1F		
82	3G		
83	2G		
84	1H		
85	1J		
86	2J		
87	3K		
88	3J		
89	2K		
90	1K		
91	2L		
92	3L		
93	1M		
94	1L		
95	3N		
96	3M		
97	1N		
98	2M		
99	3P		
100	2N		
101	2P		
102	1P		
103	3R		
104	4R		
105	4P		
106	5P		
107	5N		
108	5R		
109	Internal		

Note: 1. NC pins are read as "X" (i.e. don't care.)



# **JTAG DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD	1.7	1.8	1.9	V	
Input High Level	ViH	1.3	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.5	V	
Output High Voltage (IOH=-2mA)	Vон	1.4	-	VDD	V	
Output Low Voltage(IoL=2mA)	Vol	Vss	-	0.4	V	

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

## **JTAG AC Test Conditions**


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	1.8/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	V	1

Note: 1. See SRAM AC test output load on page 11.

## **JTAG AC Characteristics**

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	tchcl	20	-	ns	
TCK Low Pulse Width	tclch	20	-	ns	
TMS Input Setup Time	tmvch	5	-	ns	
TMS Input Hold Time	tснмх	5	-	ns	
TDI Input Setup Time	tdvch	5	-	ns	
TDI Input Hold Time	tchdx	5	-	ns	
SRAM Input Setup Time	tsvcн	5	-	ns	
SRAM Input Hold Time	tchsx	5	-	ns	
Clock Low to Output Valid	tclqv	0	10	ns	


# **JTAG Timing Diagram**







## 165 FBGA Package Dimensions - Lead & Lead Free

13mm x 15mm Body, 1.0mm Bump Pitch, 11x15 Ball Grid Array







Α

Symbol	Value	Units	Note	Symbol	Value	Units	Note
Α	13 ± 0.1	mm		E	1.0	mm	
В	15 ± 0.1	mm		F	14.0	mm	
С	1.3 ± 0.1	mm		G	10.0	mm	
D	$0.35 \pm 0.05$	mm		Н	$0.5 \pm 0.05$	mm	

