

# 82343 SYSTEM CONTROLLER/DATA BUFFER

The 82343 contains the system control and data buffering functions in a 160-pin quad flatpack.


The 82343's functions are highly programmable via a set of internal configuration registers. Defaults on reset for the configuration registers mimic the compatibility requirements of the original IBM PC/AT\* as closely as possible. The power-up defaults allow any possible configuration of the system to boot at the CPU's rated speed. However, operational capabilities may be temporarily reduced until the configuration registers are set to mirror the true system configuration. This normally occurs during BIOS power-on self-test in a manner completely transparent to the user.

The 82343 is designed to perform in systems running up to 20 MHz. Built-in page-mode operation, two- or four-way interleaving, and fully programmable memory timing allow the PC designer to maximize system performance using low cost DRAMs. Programmable memory timing allows the system to be setup to perfectly match the requirements of the chosen DRAMs; standard or custom. These adjustments can often be made without incurring the penalty of additional wait states.

The system controller handles system board refresh directly and also controls the timing of slot bus refresh which is actually performed by the 82344 ISA Bus Controller. Refresh may be performed in coupled or decoupled mode. The former method is the standard PC/AT-compatible mode where on- and off-board refreshes are performed synchronously. In decoupled mode, the timing of on- and off-board refreshes is independent. Both may be programmed for independent, slower than normal rates. This allows use of low power, slow refresh DRAMs. The 82343 controls all timing in both modes. In all cases, refreshes are staggered to minimize power supply loading and attendant noise on the V<sub>DD</sub> and ground pins. In sleep mode, refresh switches to CAS# before RAS# refresh for maximum power savings.

The physical banks of DRAM can be logically reordered through one of the indexed configuration registers. This DRAM remap option is useful in order to map out bad DRAM banks allowing continued use of a system until repairs are convenient. It also allows DRAM bank combinations not in the supported memory maps to be logically moved into a supported configuration without physically moving memory components. This unique, programmable function

### Block Diagram



386™ is a trademark of Intel Corporation.  
\*IBM PC/AT® is a registered trademark of International Business Machines Corporation.


performs this task by switching the internal RAS# and CAS# signals between the external RAS# and CAS# pins. This allows internal row and column addresses generated for DRAM bank 0, for example, to be routed to any one of the four on-board DRAM banks.

Full EEMS support is provided in hardware for the complete LIM EMS 4.0 standard. Seventy-two mapping registers provide a standard and an alternate set of 36 registers each. The system allows backfill down to 256k for EEMS support and provides 24 mapping registers covering this space. Twelve of the 36 are page registers which cover the EMS space from C0000h to E0000h. These twelve registers can alternatively be mapped in the A0000-BFFFFh and D0000-DFFFFh range by changing a configuration bit in the 82343. All registers are capable of translating over the complete 32 Mbyte range of on-board DRAM. Users preferring an alternate plug-in EMS solution, can disable the on-board EMS system as well as system board DRAM, as required, down to 256k.

Shadowing features are supported on all 16k boundaries between 640k and 1M. Simultaneous EMS use, shadowed ROM, and direct system board access is possible in non-overlapping fashion throughout this memory space. Control over four access options is provided.

1. Access ROM or slot bus for reads and writes.
2. Access system board DRAM for reads and writes.
3. Access system board DRAM for reads and slot bus for writes.
4. Shadow setup mode. Read ROM or slot bus, write system board DRAM.

These controls are overridden by EMS in segments for which it is enabled.




Memory Controller Block Diagram

The System Controller is used to program the desired operational mode of the AT bus. Based on this programming, it provides the bus clock and signaling interface to the Bus Controller. The bus may run synchronously with the CPU's CLK2 or asynchronously via an external oscillator. A programmable divider conditions the selected BUSCLK source providing divide by 1, 2, 3 or 4.


The 82343 also performs all of the data buffering functions required for a 386™SX-based PC/AT-compatible system. Under the control of the CPU, the data buffer chip routes data to and from the CPU's D bus, XD bus, and slots (SD bus). The parity is checked for D bus DRAM read operations. When reading from ROM, the XD bus or the SD bus, the

data can be converted from 8 bits wide to 16. The data is latched for synchronization with the CPU. Parity is generated for all data written to the D bus. The 82343 provides the data conversion necessary for 16-bit writes to 8-bit devices on the XD or SD buses.

Under the control of DMA or a bus master, the 82343 allows 8- or 16-bit data to be routed to and from the XD bus. The chip also is capable of performing high to low and low to high byte swaps on the SD bus. For transfers between two peripherals on the slot bus the outputs of the 82343 are disabled. The chip also provides the feature of a single input, TRI#, to disable all of its outputs for board level testability.



Data Buffer Functions Block Diagram



Pin Diagram

**SIGNAL DESCRIPTIONS**

Signal Name	Pin Number	Signal Type	Signal Description
<b>CPU INTERFACE SIGNALS</b>			
A23-1	132-154	I-TTL	<b>ADDRESS BITS 23 THROUGH 1:</b> Driven by the CPU when the CPU is bus master. They are driven by the Bus Controller whenever HLDA is active. These bits allow direct access of up to 16 Mbytes of local memory.
BHE#	155	I-TTL	<b>BYTE HIGH ENABLE, ACTIVE LOW:</b> This signal is driven by the CPU or the 82344. It is used to select the upper byte of a 16-bit wide memory location.
BLE#/A0	156	I-TTL	<b>BYTE LOW ENABLE, ACTIVE LOW, OR A0:</b> In 386SX mode this signal is BLE#, in 286 mode it is A0 and is driven by the CPU or the Bus Controller. It is used to select the lower byte of a 16-bit wide memory location.
W/R#/S0#	157	I-TPU	<b>WRITE OR ACTIVE LOW READ ENABLE, OR S0:</b> W/R# is driven by the CPU in 386SX mode, S0# in 286 mode. This signal is decoded with the remaining CPU control signals to indicate the type of bus cycle requested. The bus cycle types include interrupt acknowledge, halt shutdown, I/O reads and writes, memory data reads and writes, and memory code reads. This pin is pulled up internally.
D/C#/S1#	158	I-TPU	<b>DATA OR ACTIVE LOW CODE ENABLE, OR S1:</b> D/C# is driven by the CPU in 386SX mode or S1# in 286 mode. This signal is decoded with the remaining CPU control signals to indicate the type of bus cycle requested. See W/R#/S0# definition for bus cycle types. This pin is pulled up internally.
M/I#/O	159	I-TPU	<b>MEMORY OR ACTIVE LOW I/O ENABLE:</b> Driven by the CPU, M/I/O# is decoded with the remaining CPU control signals to indicate the type of bus cycle requested. See W/R#/S0# definition for bus cycle types. This pin is pulled up internally.
ADS#	160	I-TPU	<b>ADDRESS STROBE, ACTIVE LOW:</b> This signal is driven by the 386SX as an indicator that the address and control signals currently supplied by the CPU are valid. It is used internally to indicate that the data and command are valid and determine the beginning of a memory cycle. This pin is a no connect in 286 mode. An internal pull up resistor keeps it inactive during 286 mode.
CLK2IN	2	I-CMOS	This is the main clock input to the System Controller and it should be connected to the CLK2 signal that is output by the System Controller. This signal is used internally to clock the System Controller logic.
TCLK2	71	I-TTL	This input is connected to a crystal oscillator whose frequency is equal to two times the system frequency. The TTL level oscillator output is converted internally to CMOS levels and sent to the CLK2 output.
CLK2	5	O	This output signal is CMOS level converted TCLK2 signal. It is output to the CPU and other on-board logic for synchronization.

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>CPU INTERFACE SIGNALS</b> (Continued)			
SLP#/MISS	6	IO-od	As a "power on reset" default this bit is an output that reflects the inverse state of the SLEEP[7] configuration register bit. It is active low when sleep mode is active. Sleep mode is activated by setting SLEEP[7] = 1. When configuration register CTRL1[0] = 1 this pin becomes a MISS output for use with a future product.
READYO#	7	O	<b>READY OUT, ACTIVE LOW:</b> This signal is an indication that the current memory or I/O bus cycle is complete. It is generated from the internal DRAM controller or the synchronized version of CHREADY# for slot bus accesses. Outside the chip it is ORed with any other local bus I/O or master. The culmination of these ORed READY signals is sent to the CPU and is also connected to the System Controller's READYI# input.
READYI#	3	I-TTL	<b>READY INPUT, ACTIVE LOW:</b> This signal is the ORed READY signals from the coprocessor or other optional add-in devices and from the 82343's READY# input.
HLDA	4	I-TTL	<b>HOLD ACKNOWLEDGE, ACTIVE HIGH:</b> This signal is issued by the CPU in response to the HRQ driven by the System Controller. It indicates that the CPU is floating its outputs to the high impedance state, so that another master can take control of the bus. When HLDA is active, the memory control is generated from CHS1#/MR# and CHS0#/MW# rather than CPU status signals.
HRQ	8	O	<b>HOLD REQUEST, ACTIVE HIGH:</b> This output is driven by the System Controller to the CPU. It indicates that a master, such as a DMA or AT channel master, is requesting control of the bus. HRQ is a result of the DMAHRQ input or a coupled refresh cycle. It is synched to CLK2.
RESCPU	9	O	<b>RESET CPU, ACTIVE HIGH:</b> An output signal that is sent to the CPU by the System Controller. It is issued in response to the control bit for software reset located in the Port A register or a dummy read to IO port EFh. It is also issued in response to signals on the RSTDRV or RC inputs and in response to System Controller's detection of a shutdown command. In all cases it is synched to CLK2.
BUSYCPU#	10	O	<b>BUSY CPU, ACTIVE LOW:</b> An output signal that is sent to the CPU. The state of BUSYNPX# is always passed through to BUSYCPU# indicating that the NPX is processing a command. ON occurrence of an ERRORNPX# signal, it is latched and held active until occurrence of a write to ports F0h, F1h, or RESNPX. The former case is the normal mechanism used to reset the active latched signal. The latter two are resets. Since ERRORNPX# generates IRQ13 for PC/AT-compatibility, BUSYCPU# is held active to prevent software access of the coprocessor until the interrupt service routine writes F0h.

1

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description																		
<b>CPU INTERFACE SIGNALS</b> (Continued)																					
PEREQCPU	11	O	<b>PROCESSOR EXTENSION REQUEST, ACTIVE HIGH:</b> An output signal sent to the CPU in response to a PEREQNPX which is issued by the coprocessor to the System Controller. It indicates to the CPU that the coprocessor is requesting a data operand to be sent to or from memory by the CPU. For PC/AT-compatibility PEREQCPU is returned active on occurrence of ERRORNPX # after BUSYNPX # has gone inactive. A write to F0h by the interrupt 13 handler returns control of the PEREQCPU signal to directly follow the PEREQNPX input.																		
<b>ON-BOARD MEMORY SYSTEM INTERFACE SIGNALS</b>																					
RAMW #	48	O	<b>RAM ACTIVE LOW WRITE/ ACTIVE HIGH READ:</b> This output to the DRAM memory is to control the direction of data flow of the on-board memory. It is a result of the address and bus control decode. It is active during memory write cycles and high at all other times.																		
MA10-MA0	33-35 37-40, 43-45, 47	O	<b>MEMORY ADDRESSES 10 THROUGH 0:</b> These address bits are the row and column addresses sent to on-board memory. They are buffered and multiplexed versions of the CPU bus addresses. They allow addressing of up to 8 Mbytes per DRAM bank.																		
RASBK3 # - RASBK0 #	59-62	O	<b>ROW ADDRESS BANK 0 THROUGH 3, ACTIVE LOW:</b> These signals are sent to their respective RAM banks to strobe in the row address during on-board memory bus cycles. The active period for this signal is fully programmable.																		
CAS7 # - CAS0 #	49-54 56, 57	O	<p><b>COLUMN ADDRESS, STROBE, ACTIVE LOW:</b> These signals are sent to their respective RAM banks to strobe in the column address during on-board memory bus cycles. There is a CAS# signal for upper and lower bytes of each of the four 16-bit DRAM memory banks. The active period for this signal is completely programmable. For clarity, alternate names may also be used for these signals as shown in the following table where the digit in the "Alternate Name" indicates the DRAM bank the signal drives, L indicates it drives the low byte, and H indicates it drives the high byte.</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: left;">Standard Name</th> <th style="text-align: left;">Alternate Name</th> </tr> </thead> <tbody> <tr><td>CAS0 #</td><td>CAS0L #</td></tr> <tr><td>CAS1 #</td><td>CAS0H #</td></tr> <tr><td>CAS2 #</td><td>CAS1L #</td></tr> <tr><td>CAS3 #</td><td>CAS1H #</td></tr> <tr><td>CAS4 #</td><td>CAS2L #</td></tr> <tr><td>CAS5 #</td><td>CAS2H #</td></tr> <tr><td>CAS6 #</td><td>CAS3L #</td></tr> <tr><td>CAS7 #</td><td>CAS3H #</td></tr> </tbody> </table>	Standard Name	Alternate Name	CAS0 #	CAS0L #	CAS1 #	CAS0H #	CAS2 #	CAS1L #	CAS3 #	CAS1H #	CAS4 #	CAS2L #	CAS5 #	CAS2H #	CAS6 #	CAS3L #	CAS7 #	CAS3H #
Standard Name	Alternate Name																				
CAS0 #	CAS0L #																				
CAS1 #	CAS0H #																				
CAS2 #	CAS1L #																				
CAS3 #	CAS1H #																				
CAS4 #	CAS2L #																				
CAS5 #	CAS2H #																				
CAS6 #	CAS3L #																				
CAS7 #	CAS3H #																				

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>ON-BOARD MEMORY SYSTEM INTERFACE SIGNALS</b> (Continued)			
REFRESH #	64	I-CMOS/ O-OD	<b>REFRESH SIGNAL, ACTIVE LOW:</b> This output is used by the System Controller to initiate an off-board DRAM refresh operation in coupled refresh mode. In decoupled mode, the Bus Controller drives refresh active to indicate to the System Controller that it has decoded a refresh request command and is initiating an off-board refresh cycle.
ROMCS #	63	O	<b>ROM CHIP SELECT:</b> This output is active in CPU mode only (CPUHLDA is negated). It is active anytime the address on the A bus selects the address range between FF0000h–FFFFFFh during a memory read cycle. It is also active 0E0000h–0FFFFFFh and between FE0000–FFFFFF when RAMMAP[7] = 1, the default condition. When RAMMAP[7] = 0, accesses in these two regions are directed to the slot bus. "Holes" can be opened in this lower decode range by activation of shadow or EMS windows in this region; i.e., when 16k shadow or EMS windows are activated in this region, ROMCS # is not generated.
<b>COPROCESSOR SIGNALS</b>			
PEREQNPX	68	I-TPD	<b>COPROCESSOR EXTENSION REQUEST, ACTIVE HIGH:</b> This input signal is driven by the coprocessor and indicates that it needs transfer of data operands to or from memory. For PC/AT-compatibility this signal is also gated with the internal ERROR/BUSY control logic before being output to the CPU as PEREQCPU during NPX interrupts.
ERRORNPX #	69	I-TPU	<b>ERROR COPROCESSOR, ACTIVE LOW:</b> An input signal from the coprocessor indicating that an error has occurred in the previous instruction. This signal is internally gated and latched with BUSYNPX # to produce IRQ13.
BUSYNPX #	70	I-TPU	<b>BUSY COPROCESSOR, ACTIVE LOW:</b> An input signal that is driven by the coprocessor to indicate that it is currently executing a previous instruction and is not ready to accept another. This signal is decoded internally to produce IRQ13 and to control PEREQCPU.
RESNPX	65	O	<b>RESET COPROCESSOR:</b> This output is connected to the coprocessor reset input. It is triggered through an internally generated system reset or via a write to port F1h. In the case of a system reset, the CPURESET signal is also activated. Write to port F1h only resets the coprocessor. A software FNINT signal must occur after an F1h generated reset in a 386SX system, otherwise the 387SX is not initialized to the same state that a 287 is placed in by a hardware reset alone. For compatibility, the F1 reset may be disabled by setting bit 6 of the MISCSET register to 1.
IRQ13	66	O	<b>INTERRUPT REQUEST, ACTIVE HIGH:</b> This output is driven to the Bus Controller to indicate that an error has occurred within the coprocessor. This signal is decode of the BUSYNPX # and ERRORNPX # inputs.



## SIGNAL DESCRIPTIONS (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>COPROCESSOR SIGNALS</b> (Continued)			
NPCS#	67	O	<b>COPROCESSOR CHIP SELECT:</b> Provides decoding of the 287 coprocessor's I/O space. This is the entire F8h to FFh region when Zenith Data Systems-Special Features are disabled. When ZDS-SF are enabled, only I/O accesses to F8h, FAh, FCh, and FEh cause NPCS# to be active. This signal is a don't care pin for 387SX operation since the 386SX provides this function using A23.
<b>BUS CONTROL SIGNALS</b>			
CHREADY#	80	I-CMOS	<b>CHANNEL READY, ACTIVE LOW:</b> An input issued by the Bus Controller as an indication that the current channel bus cycle is complete. This signal is synchronized internally then combined with ready signals from the coprocessor and DRAM controller to form the final version of READY# which is sent to the CPU.
CHS0#/MW#	93	IO-TTL	<b>CHANNEL SELECT 0 OR MEMORY WRITE, ACTIVE LOW:</b> This signal is a decode of the CPU's bus control signals and is sent to the Bus Controller. When combined with CHS1# and CHM/IO# and decoded, the bus cycle type is defined for the Bus Controller. Activation of CPUHLDA reverses this signal to become an input from the Bus Controller. It is then a MEMW# signal for the DMA or bus master to access system memory.
CHS1#/MR#	94	IO-TTL	<b>CHANNEL SELECT 1 OR MEMORY READ, ACTIVE LOW:</b> This signal is a decode of the CPU's bus control signals and is sent to the Bus Controller. When combined with CHS0# and CHM/IO# and decoded, the bus cycle type is defined for the Bus Controller. Activation of CPUHLDA reverses this signal to become an input from the Bus Controller. It is then a MEMR# signal for the DMA or bus master to access system memory.
CHM/IO#	95	O	<b>CHANNEL MEMORY I/O:</b> This signal is a decode of the M/IO# signal sent by the CPU to the System Controller. It is an indicator that the current bus cycle is a channel access. When combined with CHS0#, and CHM/IO# and decoded, the bus cycle type is defined for the Bus Controller.
BLKA20#	96	O	<b>BLOCK A20, ACTIVE LOW:</b> An output driven to the Bus Controller to deactivate address bit 20. It is a decode of the A20GATE signal and Port A bit 1 indicating the dividing line of the 1 Mbyte memory boundary. Port A bit 1 may be directly written or set by a dummy read of I/O port Eeh. BLKA20# is forced high when HLDA is active.
BUSOSC	73	I-TTL	<b>BUS OSCILLATOR:</b> This signal is supplied from an external oscillator. It is supplied to the Bus Controller when the System Controller's internal configuration registers are set for asynchronous slot bus mode. This signal is two times the AT bus clock speed (SYSCLK).
BUSCLK	97	O	<b>BUS CLOCK:</b> This is the source clock used by the the Bus Controller to drive the slot bus. It is two times the AT bus clock (SYSCLK). It is programmable division from CLK2 or from an external oscillator when the System Controller is set up for a synchronous mode.

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>BUS CONTROL SIGNALS</b> (Continued)			
DMAHRQ	83	I-CMOS	<b>DMA HOLD REQUEST, ACTIVE HIGH:</b> This signal is an input sent by the Bus Controller. It is internally synchronized by the System Controller before it is sent out to the CPU by the HRQ signal. It is the indicator of the DMA controller or other bus master's desire to control the bus.
DMAHLDA	98	O	<b>DMA HOLD ACKNOWLEDGE:</b> An output sent to the Bus Controller which indicates that the current hold acknowledge state is for the DMA controller or other bus master.
BRDRAM#	99	O	<b>BOARD DRAM, ACTIVE LOW:</b> An output to Bus Controller and Data Buffer to indicate that on-board DRAM is being addressed.
EALE#	92	O	<b>EARLY ADDRESS LATCH ENABLE, ACTIVE LOW:</b> This output is sent to the Bus Controller in order latch the A23-A1 and byte enable signals. In 286 mode, this signal is generated internally by decode of the CPU status signals. In 386SX mode, the 82343's ADS# input is gated directly to the EALE# output.
OUT1	84	I-CMOS	Indicates a refresh request from the Bus Controller. This signal is provided by the 8254 megacell.
<b>PERIPHERAL INTERFACE SIGNALS</b>			
A20GATE	75	I-TTL	<b>ADDRESS BIT 20 ENABLE:</b> An input from the keyboard controller that is used internally along with Port A bit 1 to determine if address bit 20 from the CPU is true or gated low. It also determines the state of BLKA20#.
TURBO	76	I-TTL	<b>TURBO, ACTIVE HIGH:</b> This input to the System Controller determines the speed at which the system board operates. This input signal is normally the externally ANDed signal from the keyboard controller and a turbo switch. It is internally ANDed with a software settable latch. When high, operation is at full speed. When low, CLK2 is divided by the value coded in configuration register MISCSET. A range is provided that allows slow operation at, or below 8 MHz for any valid CPU speed. Slow speed takes precedence. When any one request for slow mode is present, slow mode is active. Turbo mode is active only when all TURBO requests are active.
RC#	77	I-TTL	<b>RESET CONTROL, ACTIVE LOW:</b> The falling edge of this signal causes a RESCPU signal. RC# is generated by the keyboard controller and its inverse is ORed with Port A bit 0 to form RESCPU.
<b>BUS INTERFACE SIGNALS</b>			
OSC	72	I-TTL	<b>OSCILLATOR:</b> This is the buffered input of the external 14.318 MHz oscillator.
IOR#	85	I-TTL	<b>I/O READ, ACTIVE LOW:</b> Driven by the Bus Controller to indicate to the System Controller that an I/O read cycle is occurring on the bus. Whenever an I/O cycle occurs, the memory interface signals are inactive.

1

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>BUS INTERFACE SIGNALS</b> (Continued)			
IOW#	86	I-TTL	<b>I/O WRITE, ACTIVE LOW:</b> Driven by the Bus Controller to indicate to the System Controller that an I/O write cycle is occurring on the bus. Whenever an I/O cycle occurs, the memory interface signals are inactive.
RSTDRV	87	I-TTL	<b>RESET DRIVE, ACTIVE HIGH:</b> This signal is output by the Bus Controller. It indicates that a hardware reset signal has been activated. This is the same signal which is output to the channel. This signal is used to reset internal logic and to derive the RESCPU which is output by the System Controller.
SDLH/HL#	88	I-TTL	<b>SYSTEM DATA BUS LOW TO HIGH/HIGH TO LOW SWAP:</b> This signal is driven by the Bus Controller. It is used to establish the direction of byte swaps. (Similar to DIR245 in the existing PC/AT-type chip sets.)
SDSWAP	89	I-TTL	<b>SYSTEM DATA BUS BYTE SWAP ENABLE:</b> This signal is driven by the Bus Controller. It is the qualifying signal needed for SDLH/HL#. (Used to be called GATE245 on the existing PC/AT-type chip sets.)
XDREAD#	90	I-TTL	<b>PERIPHERAL DATA BUS (XD BUS) READ:</b> This signal is driven by the Bus Controller and it determines the direction of the XD bus data flow. (It is analogous to the XDADIR control pin on the existing PC/AT-type chip sets). When this signal is high, the XD Bus is output enabled.
LATLO#	91	I-TTL	<b>SD BUS LOW BYTE LATCH:</b> This signal is needed to latch the SD bus low byte to the local data bus until the CPU is ready to sample the bus. This signal is driven by the Bus Controller.
D15-D0	12-18, 20, 22-29	IO-TTL	<b>CPU DATA BUS:</b> This is the data bus directly connected to the CPU. It is also referred to as the local data bus.
SD15-0	111-114, 116-119, 122-125, 127-130	IO-TTL	<b>SYSTEM DATA BUS:</b> This bus connects directly to the slots. It is used to transfer data to/from local and system devices.
XD7-XD0	101-107, 109	IO-TTL	<b>PERIPHERAL DATA BUS:</b> This bus is connected to the Bus Controller and the System Controller. These I/O's are used to read and write to on-board 8-bit peripherals.
PAR1, PAR0	21, 30	IO-TTL	<b>PARITY BIT BYTES 1 AND 0:</b> These bits are generated by the parity generation circuitry. They are written to memory along with their corresponding bytes during memory write operations. During memory read operations, these bits become inputs and are used along with their respective data bytes to determine if a parity error has occurred.
PARERROR#	100	O	<b>PARITY ERROR, ACTIVE LOW:</b> This signal is the result of a parity check on the read from on-board memory.
286/386SX#	78	I-TPU	<b>286 OR 386SX MODE:</b> Tied high or left open to allow internal logic to switch to 286/287 compatibility mode. If grounded, the 82343 System Controller/Data Buffer switches into 386SX/387SX compatibility mode.

**SIGNAL DESCRIPTIONS** (Continued)

Signal Name	Pin Number	Signal Type	Signal Description
<b>TEST MODE PIN</b>			
TRI#	79	I1	<b>THREE-STATE:</b> This pin is used to drive all outputs to a high impedance state. When TRI# is low, all outputs and bidirectional pins are three-stated. TRI# is internally pulled up.
<b>POWER AND GROUND PINS</b>			
The power connections are split into an internal supply for the core-logic, and a pad-ring supply for the I/O drivers. Each supply should be individually bypassed with decoupling capacitors.			
VDDR	1, 32, 41, 110, 58, 121	PWR	Pad-ring power connection, nominally +5V. These pins along with the VSSR pins should be separately bypassed.
VSSR	19, 31, 36, 42, 46, 55, 81, 108, 115, 120, 126, 131	GND	Pad-ring ground connection, nominally 0V. These pins along with the VDDR pins should be separately bypassed.
VDDI	74	PWR	Internal core-logic power connection, nominally +5V. This pin along with the VSSI pin should be separately bypassed.
VSSI	82	GND	Internal core-logic ground connection, nominally 0V. This pin along with the VDDI pin should be separately bypassed.

1

**SIGNAL TYPE LEGEND**

Signal Code	Signal Type	Signal Code	Signal Type
I-TTL	TTL Level Input	IO-OD	Input or Open Drain, Slow Turn On
I-TPD	Input with 30 k $\Omega$ Pull-Down Resistor	O	CMOS and TTL Level Compatible Output
I-TPU	Input with 30 k $\Omega$ Pull-Up Resistor	O-TTL	TTL Level Output
I-TSPU	Schmitt-Trigger Input with 30 k $\Omega$ Pull-Up Resistor	O-TS	Three-State Level Output
I-CMOS	CMOS Level Input	I1	Input Used for Testing Purposes
IO-TTL	TTL Level Input/Output	GND	Ground
IT-OD	TTL Level Input/Open Drain Output	PWR	Power