PRELIMINARY

# 8XC196MC INDUSTRIAL MOTOR CONTROL MICROCONTROLLER

87C196MC 16 Kbytes of On-Chip OTPROM\* 87C196MC, ROM 16 Kbytes of On-Chip Factory-Programmed OTPROM 80C196MC ROMIess

- High-Performance CHMOS 16-Bit CPU
- 16 Kbytes of On-Chip OTPROM/ Factory-Programmed OTPROM
- 488 bytes of On-Chip Register RAM
- Register to Register Architecture
- Up to 53 I/O Lines
- Peripheral Transaction Server (PTS) with 11 Prioritized Sources
- Event Processor Array (EPA)
  4 High Speed Capture/Compare Modules
  - 4 High Speed Compare Modules
- Extended Temperature Standard

- Two 16-Bit Timers with Quadrature Decoder Input
- 3-Phase Complementary Waveform Generator
- 13 Channel 8/10-Bit A/D with Sample/ Hold with Zero Offset Adjustment H/W
- 14 Prioritized Interrupt Sources
- Flexible 8-/16-Bit External Bus
- 1.75 µs 16 x 16 Multiply
- 3 µs 32/16 Divide
- Idle and Power Down Modes

The 8XC196MC is a 16-bit microcontroller designed primarily to control 3 phase AC induction and DC brushless motors. The 8XC196MC is based on Intel's MCS<sup>®</sup> 96 16-bit microcontroller architecture and is manufactured with Intel's CHMOS process.

The 8XC196MC has a three phase waveform generator specifically designed for use in "Inverter" motor control applications. This peripheral allows for pulse width modulation, three phase sine wave generation with minimal CPU intervention. It generates 3 complementary non-overlapping PWM pulses with resolutions of 0.125  $\mu$ s (edge trigger) or 0.250  $\mu$ s (centered).

The 8XC196MC has 16 Kbytes on-chip OTPROM/ROM and 488 bytes of on-chip RAM. It is available in three packages; PLCC (84-L), SDIP (64-L) and EIAJ/QFP (80-L).

Note that the 64-L SDIP package does not include P1.4, P2.7, P5.1 and the CLKOUT pins.

Operational characteristics are guaranteed over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The 87C196MC contains 16 Kbytes on-chip OTPROM. The 83C196MC contains 16 Kbytes on-chip ROM. All references to the 80C196MC also refers to the 83C196MC and 87C196MC unless noted.

\*OTPROM (One Time Programmable Read Only Memory) is the same as EPROM but it comes in an unwindowed package and cannot be erased. It is user programmable.

\*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1995 April 1994 Order Number: 270946-005







Figure 1. 87C196MC Block Diagram

#### 8XC196MC

### **PROCESS INFORMATION**

This device is manufactured on PX29.5, a CHMOS III-E process. Additional process and reliability information is available in the *Intel® Quality System Handbook.* 



**EXAMPLE:** N87C196MC is 84-Lead PLCC OTPROM, 16 MHz.

For complete package dimensional data, refer to the Intel Packaging Handbook (Order Number 240800).

NOTE:

1. EPROMs are available as One Time Programmable (OTPROM) only.

#### Figure 3. The 8XC196MC Family Nomenclature

Thermal	Characteristics
riteritia	onulationotion

Package Type	$ heta_{ja}$	$\theta_{jc}$
PLCC	35°C/W	13°C/W
QFP	56°C/W	12°C/W
SDIP	TBD	TBD

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

External Memory or I/OOFFFFH 06000HInternal ROM/EPROM or External Memory (Determined by EA)5FFFH 2080HReserved. Must contain FFH. (Note 5)207FH 205EHPTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020H 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must contain 20H (Note 5)201BH 201CHReserved. Must Contain 20H (Note 5)201BH 2012HCCB1201AHReserved. Must contain 7FH. (Note 5)2017H 2012HCCB02018HReserved. Must contain 7FH. (Note 5)2017H 2013H 200HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H 0000H	Description	Address
Internal ROM/EPROM or External Memory (Determined by EA)5FFFH 2080HReserved. Must contain FFH. (Note 5)207FH 205EHPTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must contain 20H (Note 5)201BH 201CHReserved. Must Contain 20H (Note 5)201BH 201AHCCB1201AH 2019H (Note 5)CCB02018H 2014HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	External Memory or I/O	
Memory (Determined by EA)2080HReserved. Must contain FFH. (Note 5)207FH 205EHPTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2018HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HCCB02018HReserved. Must contain FFH. (Note 5)2013H 2014HCCB02013H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		06000H
Reserved. Must contain FFH. (Note 5)207FH 205EHPTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2018HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HCCB02018HReserved. Must contain FFH. (Note 5)2013H 2014HCCB02013H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		
(Note 5)205EHPTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BH 201CHCCB1201AH 2019H (Note 5)CCB02018H 2014HReserved. Must contain FFH. (Note 5)2017H 2019H 2019HCCB02018H 2014HReserved. Must contain FFH. (Note 5)2013H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Memory (Determined by EA)	2080H
PTS Vectors205DH 2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2018HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Reserved. Must contain FFH.	207FH
2040HUpper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BH 201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019H 2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	(Note 5)	205EH
Upper Interrupt Vectors203FH 2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BH 201AHCCB1201AHReserved. Must Contain 20H (Note 5)2019H 2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2019HSCB02018HReserved. Must contain FFH. (Note 5)2013H 2004HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	PTS Vectors	205DH
Appendix Process2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		2040H
2030HROM/EPROM Security Key202FH 2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Upper Interrupt Vectors	203FH
2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		2030H
2020HReserved. Must contain FFH. (Note 5)201FH 201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	ROM/EPROM Security Key	202FH
(Note 5)201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		2020H
(Note 5)201CHReserved. Must Contain 20H (Note 5)201BHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Reserved, Must contain FFH.	201FH
(Note 5)201AHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		201CH
(Note 5)201AHCCB1201AHReserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Reserved Must Contain 20H	201BH
Reserved. Must Contain 20H (Note 5)2019HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		LUIDII
(Note 5)2018HCCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	CCB1	201AH
CCB02018HReserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		2019H
Reserved. Must contain FFH. (Note 5)2017H 2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		
(Note 5)2014HLower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	CCB0	2018H
Lower Interrupt Vectors2013H 2000HSFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		
SFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	(Note 5)	2014H
SFR's1FFFH 1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	Lower Interrupt Vectors	2013H
1F00HExternal Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H		2000H
External Memory1EFFH 0200H488 Bytes Register RAM (Note 1)01FFH 0018HCPU SFR's (Notes 1, 3)0017H	SFR's	1FFFH
0200H        488 Bytes Register RAM (Note 1)      01FFH        0018H        CPU SFR's (Notes 1, 3)      0017H		1F00H
0200H        488 Bytes Register RAM (Note 1)      01FFH        0018H        CPU SFR's (Notes 1, 3)      0017H	External Memory	1EFFH
0018H CPU SFR's (Notes 1, 3) 0017H	-	0200H
0018H CPU SFR's (Notes 1, 3) 0017H	488 Bytes Register RAM (Note 1)	01FFH
		0018H
	CPU SFR's (Notes 1, 3)	0017H
		0000H

8XC196MC Memory Map

#### NOTES:

1. Code executed in locations 0000H to 03FFH will be forced external.


2. Reserved memory locations must contain 0FFH unless noted.

3. Reserved SFR bit locations must contain 0.

4. Refer to 8XC196KC for SFR descriptions.

5. WARNING: Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.

# intel



CLKOUT.

Figure 2. 64-Lead Shrink DIP (SDIP) Package




Figure 3. 84-Lead PLCC Package




Figure 4. 80-Lead Shrink EIAJQFP (Quad Flat Pack)

PRELIMINARY

intel

# PIN DESCRIPTIONS (Alphabetically Ordered)

Symbol	Function
ACH0-ACH12 (P0.0-P0.7, P1.0-P1.4)	Analog inputs to the on-chip A/D converter. ACH0-7 share the input pins with P0.0-7 and ACH8-12 share pins with P1.0-4. If the A/D is not used, the port pins can be used as standard input ports.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{\mbox{SS}}.$
ALE/ADV(P5.0)	Address Latch Enable or Address Valid output, as selected by CCR. Both options allow a latch to demultiplex the address/data bus on the signal's falling edge. When the pin is $\overline{\text{ADV}}$ , it goes inactive (high) at the end of the bus cycle. ALE/ $\overline{\text{ADV}}$ is active only during external memory accesses. Can be used as standard I/O when not used as ALE/ADV.
BHE/WRH (P5.5)	Byte High Enable or Write High output, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
BUSWIDTH (P5.7)	Input for bus width selection. If CCR bits 1 and $2 = 1$ , this pin dynamically controls the bus width of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs. If it is high, a 16-bit cycle occurs. This pin can be used as standard I/O when not used as BUSWIDTH.
CAPCOMP0-CAPCOMP3 (P2.0-P2.3)	The EPA Capture/Compare pins. These pins share P2.0–P2.3. If not used for the EPA, they can be configured as standard I/O pins.
CLKOUT	Output of the internal clock generator. The frequency is $\frac{1}{2}$ of the oscillator frequency. It has a 50% duty cycle.
COMPARE0-COMPARE3 (P2.4-P2.7)	The EPA Compare pins. These pins share P2.4–P2.7. If not used for the EPA, they can be configured as standard I/O pins.
ĒĀ	External Access enable pin. $\overline{EA} = 0$ causes all memory accesses to be external to the chip. $\overline{EA} = 1$ causes memory accesses from location 2000H to 5FFFH to be from the on-chip OTPROM/QROM. $\overline{EA} = 12.5V$ causes execution to begin in the programming mode. $\overline{EA}$ is latched at reset.
EXTINT	A programmable input on this pin causes a maskable interrupt vector through memory location 203CH. The input may be selected to be a positive/negative edge or a high/low level using WG_PROTECT (1FCEH).
INST (P5.1)	INST is high during the instruction fetch from the external memory and throughout the bus cycle. It is low otherwise. This pin can be configured as standard I/O if not used as INST.
NMI	A positive transition on this pin causes a non-maskable interrupt which vectors to memory location 203EH. If not used, it should be tied to $V_{SS}$ . May be used by Intel Evaluation boards.
PORT0	8-bit high impedance input-only port. Also used as A/D converter inputs. Port0 pins should not be left floating. These pins also used to select programming modes in the OTPROM devices.
PORT1	5-bit high impedance input-only port. P1.0–P1.4 are also used as A/D converter inputs. In addition, P1.2 and P1.3 can be used as Timer 1 clock input and direction select respectively.
PORT2	8-bit bidirectional I/O port. All of the Port2 pins are shared with the EPA I/O pins (CAPCOMP0-3 and COMPARE0-3).
PORT3 PORT4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which uses strong internal pullups.
PORT5	8-bit bidirectional I/O port. 7 of the pins are shared with bus control signals (ALE, INST, WR, RD, BHE, READY, BUSWIDTH). Can be used as standard I/O.



Symbol	Function				
PORT6	8-bit output port. P6.6 and P6.7 output PWM, the others are used as the Wave Form Generator outputs. Can be used as standard output ports.				
PWM0, PWM1 (P6.6, P6.7)	Programmable duty cycle, Programmable frequency Pulse Width Modulator pins. The duty cycle has a resolution of 256 steps, and the frequency can vary from 122 Hz to 31 KHz (16 MHz input clock). Pins may be configured as standard output if PWM is not used.				
RD (P5.3)	Read signal output to external memory. RD is low only during external memory reads. Can be used as standard I/O when not used as RD.				
READY (P5.6)	Ready input to lengthen external memory cycles. If READY = 0, the memory controller inserts wait states until the next positive transition of CLKOUT occurs with READY = 1. Can be used as standard I/O when not used as READY.				
RESET	Reset input to and open-drain output from the chip. Held low for at least 16 state times to reset the chip. Input high for normal operation. RESET has an Ohmic internal pullup resistor.				
T1CLK (P1.2)	Timer 0 Clock input. This pin has two other alternate functions: ACH10 and P1.2.				
T1DIR (P1.3)	Timer 0 Direction input. This pin has two other alternate functions: ACH11 and P1.3.				
V <sub>PP</sub>	The programming voltage is applied to this pin. It is also the timing pin for the return from Power Down circuit. Connect this pin with a 1 $\mu$ F capacitor to V <sub>SS</sub> and a 1 M $\Omega$ resistor to V <sub>CC</sub> . If the Power Down feature is not used, connect the pin to V <sub>CC</sub> .				
WG1–WG3/WG1–WG3 (P6.0–P6.5)	3 phase output signals and their complements used in motor control applications. The pins can also be configured as standard output pins.				
WR/WRL (P5.2)	Write and Write Low output to external memory. WR will go low every external write. WRL will go low only for external writes to an even byte. Can be used as standard I/O when not used as WR/WRL.				
XTAL1	Input of the oscillator inverter and the internal clock generator. This pin should be used when using an external clock source.				
XTAL2	Output of the oscillator inverter.				
PMODE (P0.4–7)	Determines the EPROM programming mode.				
PACT (P2.5)	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.				
PALE (P2.1)	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).				
PROG (P2.2)	A falling edge in Slave Programming Mode begins programming. A rising edge ends programming.				
PVER (P2.0)	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.				
CPVER (P2.6)	Cumulative Program Verification. Pin is high if all locations since entering a programming mode have programmed correctly.				
AINC (P2.4)	Auto Increment. Active low input enables the auto increment mode. Auto increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.				

# PIN DESCRIPTIONS (Alphabetically Ordered) (Continued)

#### 8XC196MC

### **ABSOLUTE MAXIMUM RATINGS**

#### Ambient Temperature

Under Bias40°C to +85°C
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
$ \begin{array}{l} \mbox{Voltage from $\overline{EA}$ or $V_{PP}$} \\ \mbox{to $V_{SS}$ or $ANGND$} \hdots + 13.00V \\ \end{array} $
Voltage on V <sub>PP</sub> or $\overline{\text{EQ}}$ to V <sub>SS</sub> or ANGND
Voltage on Any Other Pin to V_{SS} or ANGND $\dots\dots\dots -0.5V$ to $+7.0V(1)$
Power Dissipation1.5W(2)

NOTES:

1. This includes  $V_{PP}$  and  $\overline{\text{EA}}$  on ROM or CPU only devices. 2. Power dissipation is based on package heat transfer limitations, not device power consumption.

**OPERATING CONDITIONS** 

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Symbol	Description	Min	Мах	Units
T <sub>A</sub>	T <sub>A</sub> Ambient Temperature Under Bias		+ 85	°C
V <sub>CC</sub> Digital Supply Voltage		4.50	5.50	V
V <sub>REF</sub> Analog Supply Voltage        F <sub>OSC</sub> Oscillator Frequency		4.00	5.50	V
		8	16	MHz

#### NOTE:

ANGND and  $V_{SS}$  should be nominally at the same potential. Also  $V_{SS}$  and  $V_{SS1}$  must be at the same potential.

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5	0.3 V <sub>CC</sub>	V	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>	$V_{CC} + 0.5$	V	
V <sub>OL</sub>	Output Low Voltage Port 2 and 5, P6.6, P6.7, CLKOUT		0.3 0.45 1.5	V V V	$I_{OL} = 200 \ \mu A$ $I_{OL} = 3.2 \ m A$ $I_{OL} = 7 \ m A$
V <sub>OL1</sub>	Output Low Voltage on Port 3/4		1.0	V	$I_{OL} = 15 \text{ mA}$
V <sub>OL2</sub>	Output Low Voltage on Port 6.0-6.5		0.45	V	$I_{OL} = 10 \text{ mA}$
V <sub>OH</sub>	Output High Voltage	$\begin{array}{c} V_{CC} - 0.3 \\ V_{CC} - 0.7 \\ V_{CC} - 1.5 \end{array}$		V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7 \ m A$
$V_{th+}-V_{th-}$	Hysteresis Voltage Width on RESET	0.2		V	Typical

### DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions)



Symbol	Parameter	Min	Тур	Мах	Units	Test Conditions
ILI	Input Leakage Current on All Input Only Pins			±10	μΑ	$\rm 0V < V_{IN} < V_{CC} - 0.3V$ (in RESET)
I <sub>LI1</sub>	Input Leakage Current on Port0 and Port1			±3	μΑ	$ov < v_{IN} < v_{REF}$
IIL	Input Low Current on BD Ports (Note 1)			-70	μA	$V_{IN} = 0.3 V_{CC}$
I <sub>IL1</sub>	Input Low Current on P5.4 and P2.6 during Reset			-7	mA	0.2 V <sub>CC</sub>
I <sub>OH</sub>	Output High Current on P5.4 and P2.6 during Reset	-2			mA	0.7 V <sub>CC</sub>
I <sub>CC</sub>	Active Mode Current in Reset		50	70	mA	XTAL1 = 16 MHz,
I <sub>REF</sub>	A/D Conversion Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I <sub>IDL</sub>	Idle Mode Current		15	30	mA	
I <sub>PD</sub>	Power-Down Mode Current		5	50	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R <sub>RST</sub>	<b>RESET</b> Pin Pullup Resistor	6k		65k	Ω	
CS	Pin Capacitance (Any Pin to $V_{SS}$ )			10	pF	$F_{TEST} = 1.0 \text{ MHz}$

#### DC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

NOTES: 1. BD (Bidirectional ports) include: P2.0-P2.7, except P2.6 P3.0-P3.7

P4.0-P4.7

P5.0-P5.3 P5.5-P5.7

P5.5-P5.7			
2. During normal (r	non-transient) (	conditions, the following total current limits apply:	
P6.0-P6.5	I <sub>OL</sub> : 40 mA	I <sub>OH</sub> : 28 mA	
P3	I <sub>OL</sub> : 90 mA	I <sub>OH</sub> : 42 mA	
P4	IOI: 90 mA	I <sub>OH</sub> : 42 mA	

P4	10L: 90 MA	10H: 42 MA
P5, CLKOUT	I <sub>OL</sub> : 35 mA	I <sub>OH</sub> : 35 mA
P2, P6.6, P6.7	I <sub>OL</sub> : 63 mA	I <sub>OH</sub> : 63 mA

#### **EXPLANATION OF AC SYMBOLS**

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Signals:	
A — Address	L — ALE/ADV
B — BHE	$BR \longrightarrow \overline{BREQ}$
C — CLKOUT	$R - \overline{RD}$
D — DATA	$W = \overline{WR} / \overline{WRH} / \overline{WRL}$
G — Buswidth	X — XTAL1
H — HOLD	Y — READY
$HA - \overline{HLDA}$	Q — Data Out
	$\begin{array}{llllllllllllllllllllllllllllllllllll$

AC ELECTRICAL CHARACTERISTICS (Over Specified Operating Conditions) Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F<sub>OSC</sub> = 16 MHz.

The system must meet the following specifications to work with the 87C196MC:

Symbol	Parameter	Min	Мах	Units	Notes
F <sub>XTAL</sub>	Frequency on XTAL1	8	16	MHz	3
T <sub>OSC</sub>	1/F <sub>XTAL</sub>	62.5	125	ns	
T <sub>AVYV</sub>	Address Valid to READY Setup		2 T <sub>OSC</sub> — 75	ns	
T <sub>LLYV</sub>	ALE Low to READY Setup		T <sub>OSC</sub> - 70	ns	4
T <sub>YLYH</sub>	Not READY Time	No Up	per Limit	ns	
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns	1
T <sub>LLYX</sub>	READY Hold after ALE Low	T <sub>OSC</sub> - 15	2 T <sub>OSC</sub> - 40	ns	1
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2 T <sub>OSC</sub> — 75	ns	
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		T <sub>OSC</sub> - 60	ns	4
T <sub>CLGX</sub>	Buswidth Hold after CLKOUT Low	0		ns	
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> — 55	ns	2
T <sub>RLDV</sub>	RD Active to Input Data Valid		T <sub>OSC</sub> - 22	ns	2
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 50	ns	
T <sub>RHDZ</sub>	End of $\overline{RD}$ to Input Data Float		T <sub>OSC</sub>	ns	
T <sub>RXDX</sub>	Data Hold after RD Inactive	0		ns	

NOTES:

1. If Max is exceeded, additional wait states will occur.

2. If wait states are used, add  $2 T_{OSC} * N$ , where N = number of wait states. 3. Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.

4. These timings are included for compatibility with older -90 and BH products. They should not be used for newer highspeed designs.



#### AC ELECTRICAL CHARACTERISTICS (Continued)

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns,  $F_{OSC}$  = 16 MHz.

Symbol	Parameter	Min	Max	Units	Notes
T <sub>XHCH</sub>	XTAL1 to CLKOUT High or Low	30	110	ns	
T <sub>CLCL</sub>	CLKOUT Cycle Time	2 T	OSC	ns	
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 15	ns	
T <sub>CLLH</sub>	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T <sub>LLCH</sub>	ALE Falling Edge to CLKOUT Rising	-20	15	ns	
T <sub>LHLH</sub>	ALE Cycle Time	4 T	OSC	ns	3
T <sub>LHLL</sub>	ALE High Period	T <sub>OSC</sub> - 10	$T_{OSC} + 10$	ns	
T <sub>AVLL</sub>	Address Setup to ALE Falling Edge	T <sub>OSC</sub> - 15		ns	
T <sub>LLAX</sub>	Address Hold after ALE Falling	T <sub>OSC</sub> - 40		ns	
T <sub>LLRL</sub>	ALE Falling Edge to RD Falling	T <sub>OSC</sub> - 30		ns	
T <sub>RLCL</sub>	RD Low to CLKOUT Falling Edge	4	30	ns	
T <sub>RLRH</sub>	RD Low Period	T <sub>OSC</sub> – 5	T <sub>OSC</sub> + 25	ns	3
T <sub>RHLH</sub>	RD Rising Edge to ALE Rising Edge	T <sub>OSC</sub>	T <sub>OSC</sub> + 25	ns	1
T <sub>RLAZ</sub>	RD Low to Address Float		5	ns	
T <sub>LLWL</sub>	ALE Falling Edge to WR Falling	T <sub>OSC</sub> - 10		ns	
T <sub>CLWL</sub>	CLKOUT Low to WR Falling Edge	0	25	ns	
T <sub>QVWH</sub>	Data Stable to WR Rising Edge	T <sub>OSC</sub> - 23		ns	
ТСНМН	CLKOUT High to WR Rising Edge	-10	15	ns	
T <sub>WLWH</sub>	WR Low Period	T <sub>OSC</sub> - 30		ns	3
T <sub>WHQX</sub>	Data Hold after WR Rising Edge	T <sub>OSC</sub> – 25		ns	
T <sub>WHLH</sub>	WR Rising Edge to ALE Rising Edge	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 15	ns	1
T <sub>WHBX</sub>	BHE, INST Hold after WR Rising	T <sub>OSC</sub> - 10		ns	
T <sub>WHAX</sub>	AD8-15 Hold after WR Rising	T <sub>OSC</sub> - 30		ns	2
T <sub>RHBX</sub>	BHE, INST Hold after RD Rising	T <sub>OSC</sub> - 10		ns	
T <sub>RHAX</sub>	AD8-15 Hold after RD Rising	T <sub>OSC</sub> - 30		ns	2


The 87C196MC will meet the following timing specifications:

#### NOTES:

1. Assuming back to back cycles. 2. 8-bit bus only. 3. If wait states are used, add 2  $T_{OSC}^*N$ , where N = number of wait states.


8XC196MC

### SYSTEM BUS TIMINGS






#### **READY TIMINGS (One Wait State)**




#### **BUSWIDTH TIMINGS**



### **EXTERNAL CLOCK DRIVE**

Symbol	Parameter	Min	Max	Units
1/T <sub>XLXL</sub>	Oscillator Frequency	8	16.0	MHz
T <sub>XLXL</sub>	Oscillator Period	62.5	125	ns
T <sub>XHXX</sub>	High Time	22		ns
T <sub>XLXX</sub>	Low Time	22		ns
T <sub>XLXH</sub>	Rise Time		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns


#### **EXTERNAL CRYSTAL CONNECTIONS**



270946-14


#### NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V<sub>SS</sub>. When using crystals, C1 = 20 pF, C2 = 20 pF. When using ceramic resonators, consult manufacturer for recommended circuitry.




EXTERNAL CLOCK CONNECTIONS

#### **EXTERNAL CLOCK DRIVE WAVEFORMS**




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V<sub>IL</sub> and V<sub>IH</sub> specifications the capacitance will not exceed 20 pF.

#### AC TESTING INPUT, OUTPUT WAVEFORMS



#### FLOAT WAVEFORMS



#### A TO D CHARACTERISTICS

The sample and conversion time of the A/D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD\_TIME Special Function Register. This allows optimizing the A/D operation for specific applications. The AD\_TIME register is functional for all possible values, but the accuracy of the A/D converter is only guaranteed for the times specificed in the operating conditions table.

The value loaded into AD\_TIME bits 5, 6, 7 determines the sample time,  $T_{SAM}$ , and is calculated using the following formula:

$$\mathsf{SAM} = \frac{(\mathsf{T}_{\mathsf{SAM}} \times \mathsf{F}_{\mathsf{OSC}}) - 2}{8}$$

 $\begin{array}{l} T_{SAM} = \text{Sample time, } \mu s \\ F_{OSC} = \text{Processor frequency, MHz} \\ \text{SAM} = \text{Value loaded into AD\_TIME} \\ & \text{bits 5, 6, 7} \end{array}$ 

SAM must be in the range 1 through 7.

The value loaded into AD\_TIME bits 0–5 determines the conversion time,  $T_{CONV}$ , and is calculated using the following formula:

$$CONV = \frac{(T_{CONV} \times F_{OSC}) - 3}{2B} - 1$$



 $\begin{array}{l} T_{CONV} = \mbox{Conversion time, } \mu s \\ F_{OSC} = \mbox{Processor frequency, MHz} \\ B = 8 \mbox{ for 8-bit conversion} \\ B = 10 \mbox{ for 10-bit conversion} \\ CONV = \mbox{Value loaded into AD_TIME} \\ \mbox{ bits } 0{-}5 \end{array}$ 

CONV must be in the range 2 through 31.

The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V<sub>REF</sub>. V<sub>REF</sub> must be close to V<sub>CC</sub> since it supplies both the resistor ladder and the analog portion of the converter and input port pins. There is also an AD\_TEST SFR that allows for conversion on ANGND and V<sub>REF</sub> as well as adjusting the zero offset. The absolute error listed is WITHOUT doing any adjustments.

#### A/D CONVERTER SPECIFICATION

The specifications given assume adherence to the operating conditions section of this data sheet. Testing is performed with V<sub>REF</sub> = 5.12V and 16.0 MHz operating frequency. After a conversion is started, the device is placed in the IDLE mode until the conversion is complete.

#### **10-BIT MODE A/D OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature	-40	+ 85	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.00	5.50	V(1)
T <sub>SAM</sub>	Sample Time	1.0		μs <sup>(2)</sup>
T <sub>CONV</sub>	Conversion Time	10.0	20.0	μs <sup>(2)</sup>
F <sub>OSC</sub>	Oscillator Frequency	8.0	16.0	MHz

#### NOTES:

ANGND and  $V_{\mbox{SS}}$  should nominally be at the same potential.

1. V<sub>REF</sub> must be within 0.5V of V<sub>CC</sub>.

2. The value of AD\_\_TIME is selected to meet these specifications.

Parameter	Typical <sup>(1)</sup>	Min	Max	Units*
Resolution		1024 10	1024 10	Levels Bits
Absolute Error		0	±4	LSBs
Full Scale Error	0.25 ±0.5			LSBs
Zero Offset Error	0.25 ±0.5			LSBs
Non-Linearity	1.0 ±2.0		±4	LSBs
Differential Non-Linearity		>-1	+2	LSBs
Channel-to-Channel Matching	±0.1	0	±1.0	LSBs
Repeatability	±0.25	0		LSBs
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/C LSB/C LSB/C
Off Isolation		-60		dB(2, 3)
Feedthrough	-60			dB(2)
V <sub>CC</sub> Power Supply Rejection	-60			dB(2)
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		ANGND - 0.5	V <sub>REF</sub> + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	± 1	0	±3.0	μΑ

### 10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

NOTES:

\*An "LSB", as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to  $\pm 2$  mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.



#### Symbol Min Units Description Мах °C Τ<sub>A</sub> Ambient Temperature -40 +85 4.50 5.50 ٧ V<sub>CC</sub> **Digital Supply Voltage** Analog Supply Voltage 4.00 5.50 V(1) $\mathsf{V}_{\mathsf{REF}}$ 1.0 μs(2) T<sub>SAM</sub> Sample Time μs(2) TCONV **Conversion Time** 7.0 20.0 Fosc **Oscillator Frequency** 8.0 16.0 MHz

#### 8-BIT MODE A/D OPERATING CONDITIONS

#### NOTES:

ANGND and  $V_{SS}$  should nominally be at the same potential.

1. V<sub>REF</sub> must be within 0.5V of V<sub>CC</sub>.

2. The value of AD\_\_TIME is selected to meet these specifications.

Parameter	Typical <sup>(1)</sup>	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	± 1	LSBs
Full Scale Error	±0.5			LSBs
Zero Offset Error	±0.5			LSBs
Non-Linearity		0	±1	LSBs
Differential Non-Linearity		>-1	+ 1	LSBs
Channel-to-Channel Matching		0	±1.0	LSBs
Repeatability	±0.25			LSBs
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.003 0.003 0.003			LSB/C LSB/C LSB/C
Off Isolation		-60		dB(2, 3)
Feedthrough	-60			dB <sup>(2)</sup>
V <sub>CC</sub> Power Supply Rejection	-60			dB <sup>(2)</sup>
Input Series Resistance		750	2K	Ω(4)
Voltage on Analog Input Pin		V <sub>SS</sub> - 0.5	V <sub>REF</sub> + 0.5	V(5, 6)
Sampling Capacitor	3			pF
DC Input Leakage	± 1	0	±3.0	μA

#### 8-BIT MODE A/D CHARACTERISTICS (Over the Above Operating Conditions)

NOTES:

\*An "LSB" as used here, has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to  $\pm 2$  mA.

6. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

7. All conversions performed with processor in IDLE mode.

## **EPROM SPECIFICATIONS**

### **OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature during Programming	20	30	°C
V <sub>CC</sub>	Supply Voltage during Programming	4.5	5.5	V(1)
V <sub>REF</sub>	Reference Supply Voltage during Programming	4.5	5.5	V(1)
V <sub>PP</sub>	Programming Voltage	12.25	12.75	V(2)
VEA	EA Pin Voltage	12.25	12.75	V(2)
F <sub>OSC</sub>	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
Tosc	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

#### NOTES:

1. V<sub>CC</sub> and V<sub>REF</sub> should nominally be at the same voltage during programming. 2. V<sub>PP</sub> and V<sub>EA</sub> must never exceed the maximum specification, or the device may be damaged. 3. V<sub>SS</sub> and ANGND should nominally be at the same potential (0V). 4. Load capacitance during Auto and Slave Mode programming = 150 pF.

### **AC EPROM PROGRAMMING CHARACTERISTICS**

Symbol	Parameter	Min	Max	Units
T <sub>SHLL</sub>	Reset High to First PALE Low	1100		T <sub>OSC</sub>
T <sub>LLLH</sub>	PALE Pulse Width	50		T <sub>OSC</sub>
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	100		T <sub>OSC</sub>
T <sub>PLDV</sub>	PROG Low to Word Dump Valid		50	T <sub>OSC</sub>
T <sub>PHDX</sub>	Word Dump Data Hold		50	T <sub>OSC</sub>
T <sub>DVPL</sub>	Data Setup Time	0		T <sub>OSC</sub>
T <sub>PLDX</sub>	Data Hold Time	400		T <sub>OSC</sub>
T <sub>PLPH</sub> (1)	PROG Pulse Width	50		T <sub>OSC</sub>
T <sub>PHLL</sub>	PROG High to Next PALE Low	220		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE High to PROG Low	220		T <sub>OSC</sub>
T <sub>PHPL</sub>	PROG High to Next PROG Low	220		T <sub>OSC</sub>
T <sub>PHIL</sub>	PROG High to AINC Low	0		T <sub>OSC</sub>
T <sub>ILIH</sub>	AINC Pulse Width	240		T <sub>OSC</sub>
T <sub>ILVH</sub>	PVER Hold after AINC Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	AINC Low to PROG Low	170		T <sub>OSC</sub>
T <sub>PHVL</sub>	PROG High to PVER Valid		220	T <sub>OSC</sub>

#### NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.




### **DC EPROM PROGRAMMING CHARACTERISTICS**


S	ymbol	Parameter	Min	Max	Units
IР	Р	VPP Supply Current (When Programming)		100	mA

NOTE:

Do not apply  $V_{PP}$  until  $V_{CC}$  is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.








#### SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT

SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



# 87C196MC DESIGN CONSIDERATIONS

When an indirect shift during divide occurs the upper 3 bits of the shift count are not masked completely. If the shift count register has the value 32\*n where n = 1, 3, 5 or 7, the operand will be shifted 32 times. This should have resulted in no shift taking place.

#### DATA SHEET REVISION HISTORY

This data sheet (270946-004) is valid for devices with a "B" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following important differences exist between this data sheet (270946-002) and the previous version (270946-003):

- 1. The data sheet was reorganized to standard format.
- 2. Added 83C196MC device.
- 3. Added package thermal characteristics.
- 4. Added note on missing pins on SDIP package.
- 5. Removed SFR maps (now in user's manual).
- 6. Added note on  $T_{\mbox{LLYV}}$  and  $T_{\mbox{LLGV}}$  specifications.
- 7. Changed 10-bit mode T\_{CONV} (MIN) to 10.0  $\mu s$  from 15.0  $\mu s.$
- 8. Changed 10-bit mode  $T_{CONV}$  (MAX) to 20.0  $\mu s$  from 18.0  $\mu s.$
- 9. Changed VREF (MIN) in 8- and 10-bit mode to 4.0V from 4.5V.

The following important differences exist between data sheet 270946-003 and the previous version (270946-002):

- 1. The data sheet title was changed to better reflect the purpose of the 87C196MC as an AC Inverter/ DC Brushless Motor Control Microcontroller.
- 2. The standard temperature range for this part now covers  $-40^{\circ}$ C to  $+85^{\circ}$ C.

# intel

- EXTINT function description now includes WG\_PROTECT (1FCEH) as the name and address of the register used to select positive/negative or high/low detection for EXTINT.
- 4. The memory range 01F00H-01FBFH was added to the SFR map as RESERVED.
- 5. I<sub>IL</sub> changed from  $-60 \ \mu A$  to  $-70 \ \mu A$ .
- I<sub>REF</sub> changed from 5 mA to 2 mA maximum and the typical specification was removed.
- The READY description of the READY TIMINGS (One Wait State) graphic was modified to denote the shifting of the leading edge of READY versus frequency. At 16 MHz the falling edge of READY occurs before the falling edge of ALE.
- AC Testing Input, Output Waveform was changed to reflect inputs driven at 3.5V for a Logic "1" and .45V for a Logic "0" and timing measurements made at 2.0V for a Logic "1" and 0.8V for a Logic "0".
- 9. Float Waveform was changed from  $I_{OL}/I_{OH}=\pm 15$  mA to  $I_{OL}/I_{OH}\leq \pm 15$  mA
- AD\_TIME register for 10-bit conversions was changed from 0C7H to 0D8H. The number of sample time states was changed from 24 to 25 states, the conversion time states was changed from 80 to 240 states, and the total conversion time for AD\_TIME = D8H replaced the total conversion time for AD\_TIME = C7H.
- 11. The number of sample time states for an 8-bit conversion was changed from 20 states to 21 states.
- There is a single entry in the ERRATA section of this version of the data sheet concerning the results of an indirect shift during divide.

The following important differences exist between this data sheet (270946-002) and the previous version (270946-001):

- 1. T<sub>A</sub> Ambient Temperature Under Bias Min changed from  $-20^{\circ}$ C to  $-40^{\circ}$ C.
- I<sub>REF</sub> A/D Conversion Reference Current Max changed from 5 mA to 2 mA.
- 3. Testing levels changed from TTL values to CMOS values.
- 4. A/D Input Series Resistance Max changed from 1.2 K $\Omega$  to 2 K $\Omega.$