


## N-Channel MOSFET

### Features

- 90V,170A,Rds(on)(typ)=4mΩ @Vgs=10V
- High Ruggedness
- Fast Switching
- 100% Avalanche Tested
- Improved dv/dt Capability
- Split-Gate MOS Technology

### General Description

This Power MOSFET is produced using Si-Tech's advanced Split-Gate MOS Technology. This latest technology has been especially designed to minimize on-state resistance, have a high rugged avalanche characteristics. These devices are well suited for low voltage application such as automotive, DC/DC converters, and high efficiency switch for power management in portable and battery products.



### Absolute Maximum Ratings

Symbol	Parameter	Value	Units
V <sub>DSS</sub>	Drain-Source Voltage	90	V
I <sub>D</sub>	Continuous Drain Current (T <sub>c</sub> =25°C)	170	A
	Continuous Drain Current (T <sub>c</sub> =100°C)	119	A
I <sub>DM</sub>	Pulsed Drain Current (Note 1)	680	A
V <sub>GS</sub>	Gate-Source Voltage	± 25	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	784	mJ
P <sub>D</sub>	Maximum Power Dissipation (T <sub>c</sub> =25°C)	242	W
	Derating Factor above 25°C	1.61	W/°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to +175	°C
T <sub>STG</sub>	Storage Temperature Range	-55 to +175	°C

### Thermal Characteristics

Symbol	Parameter	Max.	Units
R <sub>th j-c</sub>	Thermal Resistance, Junction to case	0.62	°C/W
R <sub>th c-s</sub>	Thermal Resistance, Case to Sink	0.5	°C/W
R <sub>th j-a</sub>	Thermal Resistance, Junction to Ambient	62.0	°C/W

**Electrical Characteristics** ( $T_c=25^\circ C$  unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	90	-	-	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=72V, V_{GS}=0V$	-	-	1	$\mu A$
$I_{GSS}$	Gate Leakage Current, Forward	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
	Gate Leakage Current, Reverse	$V_{GS}=-20V, V_{DS}=0V$	-	-	-100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	2.2	3	3.8	V
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS}=10V, I_D=40A$	-	4	4.8	$m \Omega$
$Q_g$	Total Gate Charge	$V_{DD}=40V$ $V_{GS}=10V$ $I_D=50A$ (Note 3)	-	62	-	nC
$Q_{gs}$	Gate-Source Charge		-	18	-	nC
$Q_{gd}$	Gate-Drain Charge		-	15	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=40V, V_{GS}=10V$ $I_D=45A, R_G=3\Omega$ $T_c=25^\circ C$ (Note 3)	-	25	-	ns
$t_r$	Turn-on Rise Time		-	42	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	49	-	ns
$t_f$	Turn-off Fall Time		-	25	-	ns
$C_{iss}$	Input Capacitance -	$V_{DS}=0V$ $V_{GS}=0V$ $f = 1MHz$	-	3710	-	pF
$C_{oss}$	Output Capacitance		-	1210	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	30	-	pF





**Source-Drain Diode Characteristics** ( $T_c=25^\circ C$  unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$I_s$	Continuous Source Diode Forward Current	-	-	170	A	
$I_{sM}$	Pulsed Source Diode Forward Current (Note 1)	-	-	680	A	
$V_{SD}$	Forward On Voltage	$V_{GS}=0V, I_s=45A$	-	0.9	1.2	V
$t_{rr}$	Reverse Recovery Time	$V_{GS}=0V, I_s=45A$ $dI/dt = 100A/\mu s$	-	65	-	ns
	Reverse Recovery Charge		-	71	-	nC





Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2.  $L=0.5mH$ ,  $V_{DD}=50V$ ,  $R_G=25 \Omega$ , Starting  $T_J=25^\circ C$
3. Pulse Width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$





## Typical Characteristics

**Output Characteristics****Drain Current****Safe Operation Area****Thermal Transient Impedance**



## Typical Characteristics





## Typical Characteristics



## Avalanche Test Circuit and Waveforms



## Switching Time Test Circuit and Waveforms



***Si-Tech***


**SI-TECH SEMICONDUCTOR CO.,LTD**

**S90N040R/S**

## Package Outline

Dimensions are shown in millimeters

R: TO220



***Si-Tech***

**SI-TECH SEMICONDUCTOR CO.,LTD**

**S90N040R/S**

**S: TO263 (D<sup>2</sup>PAK)**

