

8-Bit Single-Chip Microcontroller


SAB 80512/80532

Obsolescent Type

SAB 80512-N Microcontroller with factory-maskprogrammable ROM

SAB 80532-N Microcontroller for external ROM

- 4 K × 8 ROM (SAB 80512 only)
- 128 × 8 RAM
- Full backward compatibility to SAB 8051A/8031A
- Seven 8-bit ports
- Two 16-bit timers/event counters
- High performance full duplex serial channel with own baud rate generator
- 8-bit A/D converter with eight multiplexed inputs, reference voltages externally adjustable
- Six interrupt sources (2 external, 4 internal), two priority levels programmable
- Boolean processor
- 1 μs instruction cycle time (at 12 MHz osc. frequency)
- 4 μs multiply and divide (at 12 MHz osc. frequency)
- External program and data memory expandable up to 64 Kbyte each
- PL-CC-68 package



The SAB 80512/80532 is a new member of the Siemens SAB 8051 family of 8-bit microcontrollers. Maintaining all features of the SAB 8051A/8031A, it is fully backward compatible to the SAB 8051A/8031A. Furthermore the SAB 80512/80532 incorporates several enhancements that significantly increase design flexibility and cost effectiveness. Compared to the SAB 8051A/8031A the SAB 80512/80532 additionally contains an 8-bit A/D converter with 8 multiplexed inputs (these inputs can also be used as digital inputs), an own baud rate generator for the serial interface and two more I/O ports. The SAB 80532 is identical with the SAB 80512, except that it lacks the on-chip ROM.

The SAB 80512/80532 is fabricated in + 5 V advanced N-channel, silicon gate MYMOS technology of Siemens and supplied in a PL-CC-68 package. For the industrial temperature range - 40 to + 85°C, the SAB 80512/80532-T40/85 is available.

Pin Definitions and Functions

Symbol	Pin	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	I/O	Port 4 is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 4 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I_{IL} , on the DC characteristics) because of the internal pullup resistors.
V _{PD}	4	–	Power down supply voltage. If V _{PD} is held within its specifications while V _{CC} drops below the specification, V _{PD} will provide standby power to 40 byte of internal RAM (addr. 58H to 7FH). During normal operation of the SAB 80512, the RAM's current is supplied by V _{CC} , when V _{PD} is low.
RESET	10	I	A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80512. A small internal pullup resistor permits power-on reset using only a capacitor connected to V _{SS} .
V _{AREF}	11	–	Reference voltage for the A/D converter
V _{AGND}	12	–	Reference ground for the A/D converter
P6.7-P6.0	13-20	I	Port 6, 8-bit unidirectional input port. Port pins can be used for digital input if voltage levels meet the specified input high/low voltages and for the eight multiplexed analog inputs of the A/D converter, simultaneously.
P3.0-P3.7	21-28	I/O	Port 3 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs port 3 pins being externally pulled low will source current (I_{IL} , on the DC characteristics) because of the internal pullup resistors. It also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 3, as follows: <ul style="list-style-type: none"> – RxD (P3.0): serial port's receiver data input (asynchronous) or data input/output (synchronous) – TxD (P3.1): serial port's transmitter data output (asynchronous) or clock output (synchronous) – INT0 (P3.2): interrupt 0 input/timer 0 gate control input – INT1 (P3.3): interrupt 1 input/timer 1 gate control – T0 (P3.4): counter 0 input – T1 (P3.5): counter 1 input – WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory – RD (P3.7): the read control signal enables the external data memory to port 0


Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
P1.7-P1.0	29-36	I/O	Port 1 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 1 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs port 1 pins being externally pulled low will source current (I_{IL} , on the DC characteristics) because of the internal pullup resistors. The port is also used for the low order address byte during program verification.
V _{BB}	37	–	Substrate pin. Must be connected to V _{SS} with a capacitor (100 nF to 1000 nF) for proper operation of the A/D converter.
XTAL2 XTAL1	39 40	– –	XTAL2 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is pulled low. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times specified in the AC characteristics must be observed: XTAL1 Input to the inverting oscillator amplifier. Required when a crystal or ceramic resonator is used.
P2.0-P2.7	41-48	I/O	Port 2 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs port 2 pins being externally pulled low will source current (I_{IL} , on the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX@DPTR). In this application it uses strong internal pullup resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX@Ri), port 2 issues the contents of the P2 special function register.
PSEN	49	O	The program store enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.
ALE	50	O	Provides address latch enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
EA	51	I	When held at a TTL high level, the SAB 80512 executes instructions from the internal ROM when the PC is less than 4096. When held at a TTL low level, the SAB 80512 fetches all instructions from external program memory. For the SAB 80532 this pin must be tied low.
P0.0-P0.7	52-59	I/O	Port 0 is an 8-bit open drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1s. Port 0 also outputs the code bytes during program verification. External pullup resistors are required during program verification.
P5.7-P5.0	60-67	I/O	Port 5 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs port 5 pins being externally pulled low will source current (I_{IL} , on the DC characteristics) because of the internal pullup resistors.
V _{CC}	68	–	Supply voltage during normal operation and program verification.
V _{SS}	38	–	Ground (0 V)

Block Diagram



Functional Description

The SAB 80512/80532 is based on the architecture of the SAB 8051 microcontroller family. The SAB 80512 includes all features of the SAB 8051 and additionally offers peripheral extensions in three items:

- bit A/D converter with adjustable reference voltage
- two more ports
- dedicated baud rate generator

Different to the SAB 8051 is the inverted reset-input and the RAM power-down supply by a special pin (V_{PD}), which supplies 40 byte with a typical current of 2 mA. Beside the backward compatibility to the SAB 8051 (all SAB 8051 software runs on the SAB 80512 without any changes) the SAB 80512 is also upwardly compatible to the SAB 80515. The SAB 80512 is packed into the PL-CC-68 package and has got the same pinning as the SAB 80515.

A/D Converter

The 8-bit A/D converter of the SAB 80512 has 8 multiplexed analog inputs and uses the successive approximation method. The sampling of an analog signal takes 5 machine cycles, the total conversion time is 15 machine cycles (15 μ s at 12 MHz oscillator frequency). Conversion can be programmed to be single or continuous, at the end of a conversion an interrupt can be generated. The SAB 80512 provides variable external reference voltages V_{AGND} and V_{AREF} adjustable in a wide range. A compressed reference voltage range allows to increase the resolution of the converted analog input. The lower reference voltage (V_{AGND}) can be varied within $V_{SS} - 0.2$ V and 4 V, the higher (V_{AREF}) within 1 V and $V_{CC} + 5\%$. For proper operation of the A/D converter a minimum of 1 V difference is required between the external voltages:

$$(V_{SS} - 0.2 \text{ V}) \leq V_{AGND} \leq (V_{AREF} - 1 \text{ V})$$

$$(V_{AGND} + 1 \text{ V}) \leq V_{AREF} \leq (V_{CC} + 5\%)$$

Special Function Register


All registers, except the program counter and the four 8-register banks, reside in the special function register area. The 28 special function registers (SFRs) include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripheral functions. There are also 128 directly addressable bits within the SFR area

I/O Ports

The SAB 80512 has six 8-bit I/O ports and one 8-bit input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pullups. That means, when configured as inputs, ports 1 to 5 will pull high and will source current when externally pulled low. Port 0 will float when configured as input. Port 6 is an input port only and can be used as digital input port, if the values meet the specified high/low voltages and as analog input for the A/D-converter.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET.

Block Diagram of A/D Converter



Special Function Registers

Address	Symbol	Name	bit-addressable
80H	P0	Port 0 Register	yes
81H	SP	Stack Pointer	–
82H	DPL	Data Pointer, low-byte	–
83H	DPH	Data Pointer, high-byte	–
87H	PCON	Power Control Register	–
88H	TCON	Timer Control Register	yes
89H	TMOD	Timer Mode Register	–
8AH	TL0	Timer 0, low-byte	–
8BH	TL1	Timer 1, low-byte	–
8CH	TH0	Timer 0, high-byte	–
8DH	TH1	Timer 1, high-byte	–
90H	P1	Port 1 Register	yes
98H	SCON	Serial Port Control Register	yes
99H	SBUF	Serial Port Buffer Register	–
0A0H	P2	Port 2 Register	yes
0A8H	IE	Interrupt Enable Register	yes
0B0H	P3	Port 3 Register	yes
0B8H	IP	Interrupt Priority Register	yes
0C0H	IRCON	Interrupt Request Control	yes
0D0H	PSW	Program Status Word Register	yes
0D8H	ADCON	A/D Converter Control Register	yes
0D9H	ADDAT	A/D Converter Data Register	–
0DAH	DAPR	D/A Converter Start Register	–
0DBH	P6	Port 6 Register	–
0E0H	ACC	Accumulator Register	yes
0E8H	P4	Port 4 Register	yes
0F0H	B	B-Register	yes
0F8H	P5	Port 5 Register	yes

Instruction Set Summary

Mnemonic		Description	Byte	Cycle
Arithmetic operations				
ADD	A,Rn	Add register to accumulator	1	1
ADD	A,direct	Add direct byte to accumulator	2	1
ADD	A,@Ri	Add indirect RAM to accumulator	1	1
ADD	A,#data	Add immediate data to accumulator	2	1
ADDC	A,Rn	Add register to accumulator with carry flag	1	1
ADDC	A,direct	Add direct byte to A with carry flag	2	1
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1
ADDC	A,#data	Add immediate data to A with carry flag	2	1
SUBB	A,Rn	Subtract register from A with borrow	1	1
SUBB	A,direct	Subtract direct byte from A with borrow	2	1
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1
SUBB	A,#data	Subtract immediate data from A with borrow	2	1
INC	A	Increment accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
DEC	A	Decrement accumulator	1	1
DEC	Rn	Decrement register	1	1
DEC	direct	Decrement direct byte	2	1
DEC	@Ri	Decrement indirect RAM	1	1
INC	DPTR	Increment data pointer	1	2
MUL	AB	Multiply A and B	1	4
DIV	AB	Divide A by B	1	4
DA	A	Decimal adjust accumulator	1	1

Logical operations

ANL	A,Rn	AND register to accumulator	1	1
ANL	A,direct	AND direct byte to accumulator	2	1
ANL	A,@Ri	AND indirect RAM to accumulator	1	1
ANL	A,#data	AND immediate data to accumulator	2	1
ANL	direct,A	AND accumulator to direct byte	2	1

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
ANL	direct,#data	AND immediate data to direct byte	3	1
ORL	A,Rn	OR register to accumulator	1	1
ORL	A,direct	OR direct byte to accumulator	2	1
ORL	A,@Ri	OR indirect RAM to accumulator	1	1
ORL	A,#data	OR immediate data to accumulator	2	1
ORL	direct, A	OR accumulator to direct byte	2	1
ORL	direct,#data	OR immediate data to direct byte	3	2
XRL	A,Rn	Exclusive OR register to accumulator	1	1
XRL	A,direct	Exclusive OR direct byte to accumulator	2	1
XRL	A,@Ri	Exclusive OR indirect RAM to accumulator	1	1
XRL	A,#data	Exclusive OR immediate data to accumulator	2	1
XRL	direct, A	Exclusive OR accumulator to direct byte	2	1
XRL	direct,#data	Exclusive OR immediate data to direct byte	3	2
CLR	A	Clear accumulator	1	1
CPL	A	Complement accumulator	1	1
RL	A	Rotate accumulator left	1	1
RLC	A	Rotate A left through carry flag	1	1
RR	A	Rotate accumulator right	1	1
RRC	A	Rotate A right through carry flag	1	1
SWAP	A	Swap nibbles within the accumulator	1	1

Data transfer

MOV	A,Rn	Move register to accumulator	1	1
MOV	A,direct*)	Move direct byte to accumulator	2	1
MOV	A,@Ri	Move indirect RAM to accumulator	1	1
MOV	A,#data	Move immediate data to accumulator	2	1
MOV	Rn,A	Move accumulator to register	1	1
MOV	Rn,direct	Move direct byte to register	2	2
MOV	Rn,#data	Move immediate data to register	2	1
MOV	direct, A	Move accumulator to direct byte	2	1
MOV	direct,Rn	Move register to direct byte	2	2
MOV	direct,direct	Move direct byte to direct byte	3	2

*) MOV A,ACC is not a valid instruction

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2
MOV	direct,#data	Move immediate data to direct byte	3	2
MOV	@Ri,A	Move accumulator to indirect RAM	1	1
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1
MOV	DPTR,#data 16	Load data pointer with a 16-bit constant	3	2
MOVC	A,@A+DPTR	Move code byte relative to DPTR to accumulator	1	2
MOVC	A,@A+PC	Move code byte relative to PC to accumulator	1	2
MOVX	A,@Ri	Move external RAM (8-bit addr.) to accumulator	1	2
MOVX	A,@DPTR	Move external RAM (16-bit addr.) to accumulator	1	2
MOVX	@Ri,A	Move A to external RAM (8-bit addr.)	1	2
MOVX	@DPTR,A	Move A to external RAM (16-bit addr.)	1	2
PUSH	direct	Push direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
XCH	A,Rn	Exchange register with accumulator	1	1
XCH	A,direct	Exchange direct byte with accumulator	2	1
XCH	A,@Ri	Exchange indirect RAM with accumulator	1	1
XCHD	A,@Ri	Exchange low-order digit indirect RAM with A	1	1

Boolean variable manipulation

CLR	C	Clear carry flag	1	1
CLR	bit	Clear direct bit	2	1
SETB	C	Set carry flag	1	1
SETB	bit	Set direct bit	2	1
CPL	C	Complement carry flag	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to carry flag	2	2
ANL	C,/bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry flag	2	2
ORL	C,/bit	OR complement of direct bit to carry	2	2
MOV	C,bit	Move direct bit to carry flag	2	1
MOV	bit,C	Move carry flag to direct bit	2	2

Instruction Set Summary (cont'd)

Mnemonic		Description	Byte	Cycle
Program and machine control				
ACALL	addr 11	Absolute subroutine call	2	2
LCALL	addr 16	Long subroutine call	3	2
RET		Return from subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr 11	Absolute jump	2	2
LJMP	addr 16	Long jump	3	2
SJMP	rel	Short jump (relative addr.)	2	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if accumulator is zero	2	2
JNZ	rel	Jump if accumulator is not zero	2	2
JC	rel	Jump if carry flag is set	2	2
JNC	rel	Jump if carry flag is not set	2	2
JB	bit,rel	Jump if direct bit is set	3	2
JNB	bit,rel	Jump if direct bit is not set	3	2
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2
CJNE	A,direct,rel	Compare direct byte to A and jump if not equal	3	2
CJNE	A,#data,rel	Comp. immed. to A and jump if not equal	3	2
CJNE	Rn,#data,rel	Comp. immed. to reg. and jump if not equal	3	2
CJNE	@Ri,#data,rel	Comp. immed. to ind. and jump if not equal	3	2
DJNZ	Rn,rel	Decrement register and jump if not zero	2	2
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	2
NOP		No operation	1	1

Notes on data addressing modes:

- Rn – Working register R0-R7
- direct – 128 internal RAM locations, any I/O port, control or status register
- @Ri – Indirect internal or external RAM location addressed by register R0 or R1
- #data – 8-bit constant included in instruction
- #data 16 – 16-bit constant included as bytes 2 and 3 of instruction
- bit – 128 software flags, any I/O pin, control or status bit
- A – Accumulator

Notes on program addressing modes:

- addr 16 – Destination address for LCALL and LJMP may be anywhere within the 64-Kbyte program memory address space.
- addr 11 – Destination address for ACALL and AJMP will be within the same 2-Kbyte page of program memory as the first byte of the following instruction.
- rel – SJMP and all conditional jumps include an 8-bit offset byte.
Range is +127/- 128 bytes relative to first byte of the following instruction.

All mnemonics copyrighted © Intel Corporation 1979

Instruction Op Codes in Hexadecimal Order

Hex code	Number of bytes	Mnemonic	Operands	Hex code	Number of bytes	Mnemonic	Operands
00	1	NOP		34	2	ADDC	A,#data
01	2	AJMP	addr. 11	35	2	ADDC	A,direct
02	3	LJMP	addr. 16	36	1	ADDC	A,@R0
03	1	RR	A	37	1	ADDC	A,@R1
04	1	INC	A	38	1	ADDC	A,R0
05	2	INC	direct	39	1	ADDC	A,R1
06	1	INC	@R0	3A	1	ADDC	A,R2
07	1	INC	@R1	3B	1	ADDC	A,R3
08	1	INC	R0	3C	1	ADDC	A,R4
09	1	INC	R1	3D	1	ADDC	A,R5
0A	1	INC	R2	3E	1	ADDC	A,R6
0B	1	INC	R3	3F	1	ADDC	A,R7
0C	1	INC	R4	40	2	JC	rel
0D	1	INC	R5	41	2	AJMP	addr. 11
0E	1	INC	R6	42	2	ORL	direct,A
0F	1	INC	R7	43	3	ORL	direct,#data
10	3	JBC	bit,rel	44	2	ORL	A,#data
11	2	ACALL	addr. 11	45	2	ORL	A,direct
12	3	LCALL	addr. 16	46	1	ORL	A,@R0
13	1	RRC	A	47	1	ORL	A,@R1
14	1	DEC	A	48	1	ORL	A,R0
15	2	DEC	direct	49	1	ORL	A,R1
16	1	DEC	@R0	4A	1	ORL	A,R2
17	1	DEC	@R1	4B	1	ORL	A,R3
18	1	DEC	R0	4C	1	ORL	A,R4
19	1	DEC	R1	4D	1	ORL	A,R5
1A	1	DEC	R2	4E	1	ORL	A,R6
1B	1	DEC	R3	4F	1	ORL	A,R7
1C	1	DEC	R4	50	2	JNC	rel
1D	1	DEC	R5	51	2	ACALL	addr. 11
1E	1	DEC	R6	52	2	ANL	direct,A
1F	1	DEC	R7	53	3	ANL	direct,#data
20	3	JB	bit,rel	54	2	ANL	A,#data
21	2	AJMP	addr. 11	55	2	ANL	A,direct
22	1	RET		56	1	ANL	A,@R0
23	1	RL	A	57	1	ANL	A,@R1
24	2	ADD	A,#data	58	1	ANL	A,R0
25	2	ADD	A,direct	59	1	ANL	A,R1
26	1	ADD	A,@R0	5A	1	ANL	A,R2
27	1	ADD	A,@R1	5B	1	ANL	A,R3
28	1	ADD	A,R0	5C	1	ANL	A,R4
29	1	ADD	A,R1	5D	1	ANL	A,R5
2A	1	ADD	A,R2	5E	1	ANL	A,R6
2B	1	ADD	A,R3	5F	1	ANL	A,R7
2C	1	ADD	A,R4	60	2	JZ	rel
2D	1	ADD	A,R5	61	2	AJMP	addr. 11
2E	1	ADD	A,R6	62	2	XRL	direct,A
2F	1	ADD	A,R7	63	3	XRL	direct,#data
30	3	JNB	bit,rel	64	2	XRL	A,#data
31	2	ACALL	addr. 11	65	2	XRL	A,direct
32	1	RETI		66	1	XRL	A,@R0
33	1	RLC	A	67	1	XRL	A,@R1

Instruction Op Codes in Hexadecimal Order

Hex code	Number of bytes	Mnemonic	Operands	Hex code	Number of bytes	Mnemonic	Operands
68	1	XRL	A,R0	9C	1	SUBB	A,R4
69	1	XRL	A,R1	9D	1	SUBB	A,R5
6A	1	XRL	A,R2	9E	1	SUBB	A,R6
6B	1	XRL	A,R3	9F	1	SUBB	A,R7
6C	1	XRL	A,R4	A0	2	ORL	A,bit #
6D	1	XRL	A,R5	A1	2	AJMP	addr. 11
6E	1	XRL	A,R6	A2	2	MOV	C,bit
6F	1	XRL	A,R7	A3	1	INC	DPTR
70	2	JNZ	rel	A4	1	MUL	AB
71	2	ACALL	addr. 11	A5	2	reserved	
72	2	ORL	C,bit	A6	2	MOV	@R0,direct
73	1	JMP	@A+DPTR	A7	2	MOV	@R1,direct
74	2	MOV	A,#data	A8	2	MOV	R0,direct
75	3	MOV	direct,#data	A9	2	MOV	R1,direct
76	2	MOV	@R0,#data	AA	2	MOV	R2,direct
77	2	MOV	@R1,#data	AB	2	MOV	R3,direct
78	2	MOV	R0,#data	AC	2	MOV	R4,direct
79	2	MOV	R1,#data	AD	2	MOV	R5,direct
7A	2	MOV	R2,#data	AE	2	MOV	R6,direct
7B	2	MOV	R3,#data	AF	2	MOV	R7,direct
7C	2	MOV	R4,#data	B0	2	ANL	C,/bit
7D	2	MOV	R5,#data	B1	2	ACALL	addr. 11
7E	2	MOV	R6,#data	B2	2	CPL	bit
7F	2	MOV	R7,#data	B3	1	CPL	C
80	2	JUMP	rel	B4	3	CJNE	A,#data,rel
81	2	AJMP	addr. 11	B5	3	CJNE	A,direct,rel
82	2	ANL	C,bit	B6	3	CJNE	@R0,#data,rel
83	1	MOVC	A,@A+PC	B7	3	CJNE	@R1,#data,rel
84	1	DIV	AB	B8	3	CJNE	R0,#data,rel
85	3	MOV	direct,direct	B9	3	CJNE	R1,#data,rel
86	2	MOV	direct,@R0	BA	3	CJNE	R2,#data,rel
87	2	MOV	direct,@R1	BB	3	CJNE	R3,#data,rel
88	2	MOV	direct,R0	BC	3	CJNE	R4,#data,rel
89	2	MOV	direct,R1	BD	3	CJNE	R5,#data,rel
8A	2	MOV	direct,R2	BE	3	CJNE	R6,#data,rel
8B	2	MOV	direct,R3	BF	3	CJNE	R7,#data,rel
8C	2	MOV	direct,R4	C0	2	PUSH	direct
8D	2	MOV	direct,R5	C1	2	AJMP	addr. 11
8E	2	MOV	direct,R6	C2	2	CLR	bit
8F	2	MOV	direct,R7	C3	1	CLR	C
90	3	MOV	DPTR,#data 16	C4	1	SWAP	A
91	2	ACALL	addr. 11	C5	2	XCH	A,direct
92	2	MOV	bit,C	C6	1	XCH	A,@R0
93	1	MOVC	A,@A+DPTR	C7	1	XCH	A,@R1
94	2	SUBB	A,#data	C8	1	XCH	A,R0
95	2	SUBB	A,direct	C9	1	XCH	A,R1
96	1	SUBB	A,@R0	CA	1	XCH	A,R2
97	1	SUBB	A,@R1	CB	1	XCH	A,R3
98	1	SUBB	A,R0	CC	1	XCH	A,R4
99	1	SUBB	A,R1	CD	1	XCH	A,R5
9A	1	SUBB	A,R2	CE	1	XCH	A,R6
9B	1	SUBB	A,R3	CF	1	XCH	A,R7

Instruction Op Codes in Hexadecimal Order

Hex code	Number of bytes	Mnemonic	Operands
D0	2	POP	<i>direct</i>
D1	2	ACALL	<i>addr. 11</i>
D2	2	SETB	<i>bit</i>
D3	1	SETB	C
D4	1	DA	A
D5	3	DJNZ	<i>direct,rel</i>
D6	1	XCHD	A,@R0
D7	1	XCHD	A,@R1
D8	2	DJNZ	R0, <i>rel</i>
D9	2	DJNZ	R1, <i>rel</i>
DA	2	DJNZ	R2, <i>rel</i>
DB	2	DJNZ	R3, <i>rel</i>
DC	2	DJNZ	R4, <i>rel</i>
DD	2	DJNZ	R5, <i>rel</i>
DE	2	DJNZ	R6, <i>rel</i>
DF	2	DJNZ	R7, <i>rel</i>
E0	1	MOVX	A,@DPTR
E1	2	AJMP	<i>addr. 11</i>
E2	1	MOVX	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	A
E5	2	MOV	A, <i>direct</i>)
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
EA	1	MOV	A,R2
EB	1	MOV	A,R3
EC	1	MOV	A,R4
ED	1	MOV	A,R5
EE	1	MOV	A,R6
EF	1	MOV	A,R7
F0	1	MOVX	@DPTR,A
F1	2	ACALL	<i>addr. 11</i>
F2	1	MOVX	@R0,A
F3	1	MOVX	@R1,A
F4	1	CPL	A
F5	2	MOV	<i>direct,A</i>
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1	MOV	R0,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A
FB	1	MOV	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
FF	1	MOV	R7,A

*) MOV A,ACC is not a valid instruction

Absolute Maximum Ratings

Temperature under bias	0 to + 70 °C for the SAB 80512/80532 – 40 to + 85 °C for the SAB 80512/80532-T40/85
storage temperature	– 65 to +150 °C
Voltage on any pin with respect to ground (V_{SS})	– 0.5 to + 7 V
Power dissipation	2 W

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$V_{CC} = 5 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ V}$;
 $T_A = 0 \text{ to } 70^\circ\text{C}$; for SAB 80512/80532
 $T_A = -40 \text{ to } +85^\circ\text{C}$ for SAB 80512/80532-T40/85

Symbol	Parameter	Limit Values		Unit	Test condition
		min.	max.		
V_{IL}	Input low voltage	– 0.5	0.8	V	–
V_{IH}	Input high voltage (except RESET and XTAL2)	2.0	$V_{CC} + 0.5$	V	–
V_{IH1}	Input high voltage to XTAL2	2.5	$V_{CC} + 0.5$	V	XTAL1 to V_{SS}
V_{IH2}	Input high voltage to RESET	3.0	–	V	–
V_{PD}	Power-down voltage	3	5.5	V	$V_{CC} = 0 \text{ V}$
V_{OL}	Output low voltage, ports 1, 2, 3, 4, 5	–	0.45	V	$I_{OL} = 1.6 \text{ mA}$
V_{OL1}	Output low voltage, port 0, ALE, PSEN	–	0.45	V	$I_{OL} = 3.2 \text{ mA}$
V_{OH}	Output high voltage, ports 1, 2, 3, 4, 5	2.4	–	V	$I_{OH} = -80 \mu\text{A}$
V_{OH1}	Output high voltage, port 0, ALE, PSEN	2.4	–	V	$I_{OH} = -400 \mu\text{A}$
I_{IL}	Logic 0 input current, ports 1, 2, 3, 4, 5	–	– 500	μA	$V_{IL} = 0.45 \text{ V}$
I_{IL2}	Logic 0 input current, XTAL2	–	– 2.5	mA	XTAL1 = V_{SS} $V_{IL} = 0.45 \text{ V}$
I_{IL3}	Input low current to RESET for reset	–	– 500	μA	$V_{IL} = 0.45 \text{ V}$
I_{LI}	Input leakage current to port 0, \overline{EA}	–	± 10	μA	$0 \text{ V} < V_{IN} < V_{CC}$
I_{CC}	Power supply current SAB 80512/80532 SAB 80512/80532-T40/85	–	175	mA	all outputs disconnected
I_{PD}	Power-down current	–	3	mA	$V_{CC} = 0 \text{ V}$
C_{IO}	Capacitance of I/O buffer	–	10	pF	$f_c = 1 \text{ MHz}$

A/D Converter Characteristics

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$;

$(V_{SS} - 0.2\text{ V}) \leq V_{AGND} \leq (V_{AREF} - 1\text{ V})$; $(V_{AGND} + 1\text{ V}) \leq V_{AREF} \leq (V_{CC} + 5\%)$;

$T_A = 0\text{ to }70^\circ\text{C}$ for SAB 80512/80532

$T_A = -40\text{ to }+85^\circ\text{C}$ for SAB 80512/80532-T40/85

Symbol	Parameter	Limit Values			Unit	Test condition
		min.	typ.	max.		
V_{AINPUT}	Analog input voltage	$V_{AGND} - 0.2$	—	$V_{AREF} + 0.2$	V	—
C_I	Analog input capacitance	—	25	70	pF	1)
t_L	Load time	—	—	$2\ t_{CY}$	μs	
t_S	Sample time (incl. load time)	—	—	$5\ t_{CY}$	μs	
t_C	Conversion time (incl. sample time)	—	—	$15\ t_{CY}$	μs	
DNLE	Differential non-linearity	—	$\pm 1/4$	$\pm 1/2$	LSB	$V_{AREF} = V_{CC}$ $V_{AGND} = V_{SS}$
INLE	Integral non-linearity	—	$\pm 1/4$	$\pm 1/2$		
	Offset error	—	$\pm 1/4$	$\pm 1/2$		
	Gain error	—	$\pm 1/4$	$\pm 1/2$		
TUE	Total unadjusted error	—	± 1	$\pm 1/2$		1) 2)
I_{REF}	V_{AREF} supply current	—	—	5	mA	2)

- 1) The output impedance of the analog source must be low enough to assure full loading of the sample capacitance (C_I) during load time (t_L). After charging of the internal capacitance (C_I) in the load time (t_L) the analog input must be held constant for the rest of the sample time (t_S).
- 2) The differential impedance r_{D} of the analog reference voltage source must be less than $1\text{ k}\Omega$ at reference supply voltage.

AC Characteristics

$V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$

$T_A = 0\text{ to }70^\circ\text{C}$ for SAB 80512/80532

$T_A = -40\text{ to }+85^\circ\text{C}$ for SAB 80512/80532-T40/85

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all outputs = 80 pF)

Program Memory Characteristics

Symbol	Parameter	Limit Values				Unit
		12 MHz clock		Variable clock 1/ $f_{CLCL} = 1.2\text{ MHz to }12\text{ MHz}$		
		min.	max.	min.	max.	
t_{CY}	Cycle time	1000	–	$12 f_{CLCL}$	–	ns
t_{LHLL}	ALE pulse width	127	–	$2 f_{CLCL} - 40$	–	ns
t_{AVLL}	Address setup to ALE	53	–	$f_{CLCL} - 30$	–	ns
t_{LLAX1}	Address hold after ALE	48	–	$f_{CLCL} - 35$	–	ns
t_{LLIV}	Address to valid instr in	–	233	–	$4 f_{CLCL} - 100$	ns
t_{LLPL}	ALE to $\overline{\text{PSEN}}$	58	–	$f_{CLCL} - 25$	–	ns
t_{PLPH}	$\overline{\text{PSEN}}$ pulse width	215	–	$3 f_{CLCL} - 35$	–	ns
t_{PLIV}	$\overline{\text{PSEN}}$ to valid instr in	–	150	–	$3 f_{CLCL} - 100$	ns
t_{PXIX}	Input instruction hold after $\overline{\text{PSEN}}$	0	–	0	–	ns
$t_{PXIZ}^*)$	Input instruction float after $\overline{\text{PSEN}}$	–	63	–	$f_{CLCL} - 20$	ns
$t_{PXAV}^*)$	Address valid after $\overline{\text{PSEN}}$	75	–	$f_{CLCL} - 8$	–	ns
t_{AVIV}	Address to valid instr in	–	302	–	$5 f_{CLCL} - 115$	ns
t_{AZPL}	Address float to $\overline{\text{PSEN}}$	0	–	0	–	ns



*) Interfacing the SAB 80512 to devices with float times up to 75 ns is permissible.
This limited bus contention will not cause any damage to port 0 drivers.

External Data Memory Characteristics

Symbol	Parameter	Limit Values				Unit
		12 MHz clock		Variable clock 1/ $f_{CLCL} = 1.2 \text{ MHz to } 12$		
		min.	max.	min.	max.	
f_{RLRH}	\overline{RD} pulse width	400	–	$6 f_{CLCL} - 100$	–	ns
f_{WHLH}	\overline{WR} pulse width	400	–	$6 f_{CLCL} - 100$	–	ns
f_{LLAX2}	Address hold after ALE	132	–	$2 f_{CLCL} - 35$	–	ns
f_{RLDV}	\overline{RD} to valid data in	–	250	–	$5 f_{CLCL} - 165$	ns
f_{RHDX}	Data hold after \overline{RD}	0	–	0	–	ns
f_{RHDZ}	Data float after \overline{RD}	–	97	–	$2 f_{CLCL} - 70$	ns
f_{LLOV}	ALE to valid data in	–	517	–	$8 f_{CLCL} - 150$	ns
f_{AVDV}	Address to valid data in	–	585	–	$9 f_{CLCL} - 165$	ns
f_{LLWL}	ALE to \overline{WR} or \overline{RD}	200	300	$3 f_{CLCL} - 50$	$3 f_{CLCL} + 50$	ns
f_{AVWL}	Address to \overline{WR} or \overline{RD}	203	–	$4 f_{CLCL} - 130$	–	ns
f_{WHLH}	\overline{WR} or \overline{RD} high to ALE high	43	123	$f_{CLCL} - 40$	$f_{CLCL} + 40$	ns
f_{QVWX}	Data valid to \overline{WR} transition	33	–	$f_{CLCL} - 50$	–	ns
f_{QVWH}	Data setup before \overline{WR}	433	–	$7 f_{CLCL} - 150$	–	ns
f_{WHOX}	Data hold after \overline{WR}	33	–	$f_{CLCL} - 50$	–	ns
f_{RLAZ}	Address float after \overline{RD}	–	0	–	0	ns

External Clock Drive XTAL2

Symbol	Parameter	Limit Values		Unit
		Variable clock Freq. = 1.2 MHz to 12 MHz		
t_{CLCL}	Oscillator period	83.3	833.3	ns
t_{CHCX}	High time	20	$t_{CLCL} - t_{CLCX}$	ns
t_{CLCX}	Low time	20	$t_{CLCL} - t_{CHCX}$	ns
t_{CLCH}	Rise time	-	20	ns
t_{CHCL}	Fall time	-	20	ns




AC testing inputs are driven at 2.4 V for a logic "1" and at 0.45 V for a logic "0".
 Timing measurements are made at 2.0 V for a logic "1" and at 0.8 V for a logic "0".
 For timing purposes, the float state is defined as the point where a P0 pin sinks 3.2 mA or sources 400 μ A at voltage test levels.

ROM Verification Characteristics

$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$; $V_{CC} = 5\text{ V} \pm 10\%$; $V_{SS} = 0\text{ V}$

Symbol	Parameter	Limit Values		Unit
		min.	max.	
t_{AVQV}	Address to valid data	—	$48 f_{CLCL}$	ns
t_{ELQV}	ENABLE to valid data	—	$48 f_{CLCL}$	ns
t_{EHQZ}	Data float after ENABLE	0	$48 f_{CLCL}$	ns
$1/f_{CLCL}$	Oscillator frequency	4	6	MHz



ROM Verification




Data : P1.0-P1.7 = A0-A7
P2.0-P2.3 = A8-A11
Port 0 = D0-D7

Inputs: P2.4-P2.6, $\overline{\text{PSEN}} = V_{SS}$
ALE, EA = V_{IH}
RESET = V_{IL}


Waveforms



Program Memory Write Cycle




Recommended Oscillator Circuits



$C = 30\text{pF} \pm 10\text{pF}$

Crystal Oscillator Mode



MCS00061

Driving from External Source

Ordering Information

Type	Ordering code	Function
SAB 80512-N	Q67120-C336	8-bit single-chip microcontroller with ROM
SAB 80532-N	Q67120-C337	8-bit single-chip microcontroller for external ROM
SAB 80512-T40/85-N	Q67120-C353	like SAB 80512 but for – 40 to + 85°C
SAB 80532-T40/85-N	Q67120-C354	like SAB 80532 but for – 40 to + 85°C