

### Atmel | SMART ARM-based Embedded MPU

DATASHEET

### **Description**

The Atmel<sup>®</sup> | SMART ARM926EJ-S™-based SAM9G46 embedded microprocessor unit (eMPU) features the frequently requested combination of user interface functionality and high data rate connectivity, including LCD controller, resistive touchscreen, camera interface, audio, Ethernet 10/100 and high speed USB and SDIO. With the processor running at 400 MHz and multiple 100+ Mbps data rate peripherals, the SAM9G46 provides adequate performance and bandwidth to the network or local storage media.

The SAM9G46 eMPU supports DDR2 and NAND Flash memory interfaces for program and data storage. An internal 133 MHz multi-layer bus architecture associated with 39 DMA channels, a dual external bus interface and distributed memory including a 64-Kbyte SRAM that can be configured as a tightly coupled memory (TCM) sustains the high bandwidth required by the processor and the high speed peripherals.

On-chip hardware accelerators with DMA support enable high-speed data encryption and authentication of the transferred data or application. Supported standards are up to 256-bit AES, FIPS PUB 46-3 compliant TDES and FIPS Publication 180-2 compliant SHA1 and SHA256. A True Random Number Generator is embedded for key generation and exchange protocols.

The I/Os support 1.8V or 3.3V operation, which are independently configurable for the memory interface and peripheral I/Os. This feature completely eliminates the need for any external level shifters. In addition it supports 0.8 mm ball pitch package for low cost PCB manufacturing.

The SAM9G46 power management controller features efficient clock gating and a battery backup section minimizing power consumption in active and standby modes.

#### **Features**

- 400 MHz ARM926EJ-S ARM<sup>®</sup> Thumb<sup>®</sup> Processor
  - 32 Kbytes Data Cache, 32 Kbytes Instruction Cache, MMU

#### Memories

- 4-port, 4-bank DDR2/LPDDR Controller
- External Bus Interface supporting 4-bank DDR2/LPDDR, SDRAM/LPSDR, Static Memories, CompactFlash<sup>®</sup>, SLC NAND Flash with ECC
- 64 Kbytes internal SRAM, single-cycle access at system speed or processor speed through TCM interface
- 64 Kbytes internal ROM, embedding bootstrap routine

#### Peripherals

- LCD Controller (LCDC) supporting STN and TFT displays up to 1280\*860
- ITU-R BT. 601/656 Image Sensor Interface (ISI)
- Dual High Speed USB Host and a High Speed USB Device with On-Chip Transceivers
- 10/100 Mbps Ethernet MAC Controller (EMAC)
- Two High Speed Memory Card Hosts (SDIO, SDCard, e.MMC and CE ATA)
- AC'97 Controller (AC97C)
- Two Master/Slave Serial Peripheral Interfaces (SPI)
- 2 Three-channel 16-bit Timer/Counters (TC)
- Two Synchronous Serial Controllers (I2S mode)
- Four-channel 16-bit PWM Controller
- 2 Two-wire Interfaces (TWI)
- Four USARTs with ISO7816, IrDA, Manchester and SPI modes; one Debug Unit (DBGU)
- 8-channel 10-bit ADC with 4-wire Touchscreen support
- Write Protected Registers

#### Cryptography

- True Random Number Generator (TRNG)
- AES256-, 192-, 128-bit Key Algorithm
- TDES Compliant with FIPS PUB 46-3 Specifications
- SHA (SHA1 and SHA256) Compliant with FIPS Publication 180-2

#### System

- 133 MHz twelve 32-bit layer AHB Bus Matrix
- 39 DMA Channels
- Boot from NAND Flash, SDCard, DataFlash or serial DataFlash
- Reset Controller (RSTC) with on-chip Power-on Reset
- Selectable 32768 Hz Low-power and 12 MHz Crystal Oscillators
- Internal Low-power 32 kHz RC Oscillator
- One PLL for the system and one 480 MHz PLL optimized for USB High Speed
- Two Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
- Periodic Interval Timer (PIT), Watchdog Timer (WDT), Real-time Timer (RTT) and Real-time Clock (RTC)

#### I/O

- Five 32-bit Parallel Input/Output Controllers
- 160 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os with Schmitt trigger input


#### Package

324-ball TFBGA - 15 x 15 x 1.2 mm, 0.8 mm pitch



### 1. Block Diagram

Figure 1-1. SAM9G46 Block Diagram



# 2. Signal Description

Table 2-1 gives details on the signal names classified by peripheral.

Table 2-1. Signal Description List

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments
	Power Sur	plies			
VDDIOM0	DDR2 I/O Lines Power Supply	Power			1.65–1.95 V
VDDIOM1	EBI I/O Lines Power Supply	Power			1.65–1.95 V or 3.0–3.6 V
VDDIOP0	Peripherals I/O Lines Power Supply	Power			1.65–3.6 V
VDDIOP1	Peripherals I/O Lines Power Supply	Power			1.65–3.6 V
VDDIOP2	ISI I/O Lines Power Supply	Power			1.65–3.6 V
VDDBU	Backup I/O Lines Power Supply	Power			1.8–3.6 V
VDDANA	Analog Power Supply	Power			3.0-3.6 V
VDDPLLA	PLLA Power Supply	Power			0.9–1.1 V
VDDPLLUTMI	PLLUTMI Power Supply	Power			0.9–1.1 V
VDDOSC	Oscillator Power Supply	Power			1.65–3.6 V
VDDCORE	Core Chip Power Supply	Power			0.9–1.1 V
VDDUTMIC	UDPHS and UHPHS UTMI+ Core Power Supply	Power			0.9–1.1 V
VDDUTMII	UDPHS and UHPHS UTMI+ Interface Power Supply	Power			3.0–3.6 V
GNDIOM	DDR2 and EBI I/O Lines Ground	Ground			
GNDIOP	Peripherals and ISI I/O Lines Ground	Ground			
GNDCORE	Core Chip Ground	Ground			
GNDOSC	PLLA, PLLUTMI and Oscillator Ground	Ground			
GNDBU	Backup Ground	Ground			
GNDUTMI	UDPHS and UHPHS UTMI+ Core and Interface Ground	Ground			
GNDANA	Analog Ground	Ground			
	Clocks, Oscillato	rs and P	LLs		
XIN	Main Oscillator Input	Input			
XOUT	Main Oscillator Output	Output			
XIN32	Slow Clock Oscillator Input	Input			
XOUT32	Slow Clock Oscillator Output	Output			
VBG	Bias Voltage Reference for USB	Analog			
PCK0-PCK1	Programmable Clock Output	Output		(1)	

Table 2-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments
Oignai Hamo		n, Wakeup Log		vollago	Commonic
SHDN	Shutdown Control	Output		VDDBU	Driven at 0V only. 0: The device is in backup mode. 1: The device is running (not in backup mode).
WKUP	Wake-up Input	Input		VDDBU	Accepts between 0V and VDDBU
	ICE	and JTAG			
TCK	Test Clock	Input		VDDIOP0	No pull-up resistor, Schmitt trigger
TDI	Test Data In	Input		VDDIOP0	No pull-up resistor, Schmitt trigger
TDO	Test Data Out	Output		VDDIOP0	
TMS	Test Mode Select	Input		VDDIOP0	No pull-up resistor, Schmitt trigger
JTAGSEL	JTAG Selection	Input		VDDBU	Pull-down resistor (15 kΩ)
RTCK	Return Test Clock	Output		VDDIOP0	
	R	eset/Test			
NRST	Microcontroller Reset (2)	I/O	Low	VDDIOP0	Open drain output. Pull-up resistor (100 k $\Omega$ ), Schmitt trigger.
TST	Test Mode Select	Input		VDDBU	Pull-down resistor (15 k $\Omega$ ), Schmitt trigger
NTRST	Test Reset Signal	Input		VDDIOP0	Pull-up resistor (100 k $\Omega$ ), Schmitt trigger
BMS	Boot Mode Select	Input		VDDIOP0	Must be connected to GND or VDDIOP0
	Debu	g Unit - DBGU		I	
DRXD	Debug Receive Data	Input		(1)	
DTXD	Debug Transmit Data	Output		(1)	
	Advanced Inte	errupt Controlle	er - AIC	I	
IRQ	External Interrupt Input	Input		(1)	
FIQ	Fast Interrupt Input	Input		(1)	
	PIO Controller - PIO	A / PIOB / PIOC	/ PIOD	PIOE	
PA0-PA31	Parallel IO Controller A	I/O		(1)	
PB0-PB31	Parallel IO Controller B	I/O		(1)	
PC0-PC31	Parallel IO Controller C	I/O		(1)	Pulled-up input at reset (100 k $\Omega$ ) <sup>(3)</sup> , Schmitt trigger
PD0-PD31	Parallel IO Controller D	I/O		(1)	( ,
PE0-PE31	Parallel IO Controller E	I/O		(1)	



Table 2-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments
	DDR Memory Interface - DDR2/L		ntroller ·	- DDRSDRC	0
DDR_D0-DDR_D15	Data Bus	I/O		VDDIOM0	Pulled-up input at reset
DDR_A0-DDR_A13	Address Bus	Output		VDDIOM0	0 at reset
DDR_CLK-#DDR_CLK	DDR Differential Clock Input	Output		VDDIOM0	
DDR_CKE	DDR Clock Enable	Output	High	VDDIOM0	
DDR_CS	DDR Chip Select	Output	Low	VDDIOM0	
DDR_WE	DDR Write Enable	Output	Low	VDDIOM0	
DDR_RAS-DDR_CAS	Row and Column Signal	Output	Low	VDDIOM0	
DDR_DQM[01]	Write Data Mask	Output		VDDIOM0	
DDR_DQS[01]	Data Strobe	Output		VDDIOM0	
DDR_BA0-DDR_BA1	Bank Select	Output		VDDIOM0	
DDR_VREF	Reference Voltage	Input		VDDIOM0	
	External Bus I	nterface -	EBI	1	
D0-D31	Data Bus	I/O		VDDIOM1	Pulled-up input at reset
A0-A25	Address Bus	Output		VDDIOM1	0 at reset
NWAIT	External Wait Signal	Input	Low	VDDIOM1	
	EBI - Static Memor	y Controlle	er - SMC		
NCS0-NCS5	Chip Select Lines	Output	Low	VDDIOM1	
NWR0-NWR3	Write Signal	Output	Low	VDDIOM1	
NRD	Read Signal	Output	Low	VDDIOM1	
NWE	Write Enable	Output	Low	VDDIOM1	
NBS0-NBS3	Byte Mask Signal	Output	Low	VDDIOM1	
	EBI - Compact	Flash Sup	oort		
CFCE1-CFCE2	CompactFlash Chip Enable	Output	Low	VDDIOM1	
CFOE	CompactFlash Output Enable	Output	Low	VDDIOM1	
CFWE	CompactFlash Write Enable	Output	Low	VDDIOM1	
CFIOR	CompactFlash IO Read	Output	Low	VDDIOM1	
CFIOW	CompactFlash IO Write	Output	Low	VDDIOM1	
CFRNW	CompactFlash Read Not Write	Output		VDDIOM1	
CFCS0-CFCS1	CompactFlash Chip Select Lines	Output	Low	VDDIOM1	
	EBI - NAND F	lash Supp	ort		
NANDCS	NAND Flash Chip Select	Output	Low	VDDIOM1	
NANDOE	NAND Flash Output Enable	Output	Low	VDDIOM1	
NANDWE	NAND Flash Write Enable	Output	Low	VDDIOM1	

Table 2-1. Signal Description List (Continued)

Signal Name	Function	Type		Reference		
Signal Name		Type	Level	Voltage	Comments	
EBI - DDR2/SDRAM/LPDDR Controller - DDRSDRC1						
SDCK, #SDCK	DDR2/SDRAM Differential Clock	Output	110-4	VDDIOM1		
SDCKE SDCS	DDR2/SDRAM Clock Enable	Output	High	VDDIOM1		
	DDR2/SDRAM Controller Chip Select	Output	Low			
BA0-BA1	Bank Select	Output	1	VDDIOM1		
SDWE	DDR2/SDRAM Write Enable	Output	Low	VDDIOM1		
RAS - CAS	Row and Column Signal	Output	Low	VDDIOM1		
SDA10	SDRAM Address 10 Line	Output		VDDIOM1		
DQS[01]	Data Strobe	Output		VDDIOM1		
DQM[03]	Write Data Mask	Output		VDDIOM1		
	High Speed Multimedia C	1	ace - HS	1		
MCIx_CK	Multimedia Card Clock	I/O		(1)		
MCIx_CDA	Multimedia Card Slot A Command	I/O		(1)		
MCIx_DA0-MCIx_DA7	Multimedia Card Slot A Data	I/O		(1)		
	Universal Synchronous Asynchronou		er Trans		ARTx	
SCKx	USARTx Serial Clock	I/O		(1)		
TXDx	USARTx Transmit Data	Output		(1)		
RXDx	USARTx Receive Data	Input		(1)		
RTSx	USARTx Request To Send	Output		(1)		
CTSx	USARTx Clear To Send	Input		(1)		
	Synchronous Serial	Controlle	r - SSCx			
TDx	SSC Transmit Data	Output		(1)		
RDx	SSC Receive Data	Input		(1)		
TKx	SSC Transmit Clock	I/O		(1)		
RKx	SSC Receive Clock	I/O		(1)		
TFx	SSC Transmit Frame Sync	I/O		(1)		
RFx	SSC Receive Frame Sync	I/O		(1)		
	AC97 Controll	er - AC97	'C			
AC97RX	AC97 Receive Signal	Input		(1)		
AC97TX	AC97 Transmit Signal	Output		(1)		
AC97FS	AC97 Frame Synchronization Signal	Output		(1)		
AC97CK	AC97 Clock signal	Input		(1)		
	Time Count	er - TCx				
TCLKx	TC Channel x External Clock Input	Input		(1)		
TIOAx	TC Channel x I/O Line A	I/O		(1)		
TIOBx	TC Channel x I/O Line B	I/O		(1)		



Table 2-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments	
Pulse Width Modulation Controller - PWM						
PWMx	Pulse Width Modulation Output	Output		(1)		
	Serial Peripheral In	terface -	SPIx_	<del> </del>		
SPIx_MISO	Master In Slave Out	I/O		(1)		
SPIx_MOSI	Master Out Slave In	I/O		(1)		
SPIx_SPCK	SPI Serial Clock	I/O		(1)		
SPIx_NPCS0	SPI Peripheral Chip Select 0	I/O	Low	(1)		
SPIx_NPCS1-SPIx_NPCS3	SPI Peripheral Chip Select	Output	Low	(1)		
	Two-wire Inter	face - TV	VI			
TWDx	Two-wire Serial Data	I/O		(1)		
TWCKx	Two-wire Serial Clock	I/O		(1)		
	USB Host High Spee	ed Port -	UHPHS			
HFSDPA	USB Host Port A Full Speed Data +	Analog		VDDUTMII		
HFSDMA	USB Host Port A Full Speed Data -	Analog		VDDUTMII		
HHSDPA	USB Host Port A High Speed Data +	Analog		VDDUTMII		
HHSDMA	USB Host Port A High Speed Data -	Analog		VDDUTMII		
HFSDPB	USB Host Port B Full Speed Data +	Analog		VDDUTMII	Multiplexed with DFSDP	
HFSDMB	USB Host Port B Full Speed Data -	Analog		VDDUTMII	Multiplexed with DFSDM	
HHSDPB	USB Host Port B High Speed Data +	Analog		VDDUTMII	Multiplexed with DHSDP	
HHSDMB	USB Host Port B High Speed Data -	Analog		VDDUTMII	Multiplexed with DHSDM	
	USB Device High Spe	ed Port	UDPHS	3		
DFSDM	USB Device Full Speed Data -	Analog		VDDUTMII		
DFSDP	USB Device Full Speed Data +	Analog		VDDUTMII		
DHSDM	USB Device High Speed Data -	Analog		VDDUTMII		
DHSDP	USB Device High Speed Data +	Analog		VDDUTMII		

Table 2-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments
	Ethernet 10/	100 - EMA	С		
ETXCK	Transmit Clock or Reference Clock	Input		(1)	MII only, REFCK in RMII
ERXCK	Receive Clock	Input		(1)	MII only
ETXEN	Transmit Enable	Output		(1)	
ETX0-ETX3	Transmit Data	Output		(1)	ETX0-ETX1 only in RMII
ETXER	Transmit Coding Error	Output		(1)	MII only
ERXDV	Receive Data Valid	Input		(1)	RXDV in MII, CRSDV in RMII
ERX0-ERX3	Receive Data	Input		(1)	ERX0-ERX1 only in RMII
ERXER	Receive Error	Input		(1)	
ECRS	Carrier Sense and Data Valid	Input		(1)	MII only
ECOL	Collision Detect	Input		(1)	MII only
EMDC	Management Data Clock	Output		(1)	
EMDIO	Management Data Input/Output	I/O		(1)	
	Image Sensor	Interface -	ISI		
ISI_D0-ISI_D11	Image Sensor Data	Input		VDDIOP2	
ISI_MCK	Image sensor Reference clock	Output		VDDIOP2	
ISI_HSYNC	Image Sensor Horizontal Synchro	Input		VDDIOP2	
ISI_VSYNC	Image Sensor Vertical Synchro	Input		VDDIOP2	
ISI_PCK	Image Sensor Data clock	Input		VDDIOP2	
	LCD Contro	ller - LCD0			
LCDD0-LCDD23	LCD Data Bus	Output		VDDIOP1	
LCDVSYNC	LCD Vertical Synchronization	Output		VDDIOP1	
LCDHSYNC	LCD Horizontal Synchronization	Output		VDDIOP1	
LCDDOTCK	LCD Dot Clock	Output		VDDIOP1	
LCDDEN	LCD Data Enable	Output		VDDIOP1	
LCDCC	LCD Contrast Control	Output		VDDIOP1	
LCDPWR	LCD panel Power enable control	Output		VDDIOP1	
LCDMOD	LCD Modulation signal	Output		VDDIOP1	



**Table 2-1. Signal Description List (Continued)** 

Signal Name	Function	Туре	Active Level	Reference Voltage	Comments
	Touchscreen Analog-to-Digital Co	nverter	Controll	er - TSADC	С
AD0X <sub>P</sub>	Analog input channel 0 or Touchscreen Top channel	Analog		VDDANA	Multiplexed with AD0
AD1X <sub>M</sub>	Analog input channel 1 or Touchscreen Bottom channel	Analog		VDDANA	Multiplexed with AD1
AD2Y <sub>P</sub>	Analog input channel 2 or Touchscreen Right channel	Analog		VDDANA	Multiplexed with AD2
AD3Y <sub>M</sub>	Analog input channel 3 or Touchscreen Left channel	Analog		VDDANA	Multiplexed with AD3
GPAD4-GPAD7	Analog Inputs	Analog		VDDANA	
TSADTRG	ADC Trigger	Input		VDDANA	
TSADVREF	ADC Reference	Analog		VDDANA	

- Notes: 1. Refer to peripheral multiplexing tables in Section 7.4 "Peripheral Signals Multiplexing on I/O Lines" for these signals.
  - 2. When configured as an input, the NRST pin enables asynchronous reset of the device when asserted low. This allows connection of a simple push button on the NRST pin as a system-user reset.
  - 3. Programming of this pull-up resistor is performed independently for each I/O line through the PIO Controllers. After reset, all the I/O lines default as inputs with pull-up resistors enabled, except those which are multiplexed with the External Bus Interface signals that require to be enabled as Peripheral at reset. This is explicitly indicated in the column "Reset State" of the peripheral multiplexing tables.

### 3. Package and Pinout


The SAM9G46 is delivered in a 324-ball TFBGA Green-compliant package.

### 3.1 324-ball TFBGA Package Outline

Figure 3-1 shows the orientation of the 324-ball TFBGA package.

A detailed mechanical description is given in Section 49. "Mechanical Characteristics".

Figure 3-1. Orientation of the 324-ball TFBGA Package



### 3.2 324-ball TFBGA Package Pinout

Table 3-1. SAM9G46 Pinout for 324-ball BGA Package

Pin	Signal Name
A1	PC27
A2	PC28
А3	PC25
A4	PC20
A5	PC12
A6	PC7
A7	PC5
A8	PC0
A9	NWR3/NBS3
A10	NCS0
A11	DQS0
A12	RAS
A13	SDCK
A14	NSDCK
A15	D7
A16	DDR_VREF

Pin	Signal Name
E10	NANDWE
E11	DQS1
E12	D13
E13	D11
E14	A4
E15	A8
E16	A9
E17	A7
E18	VDDCORE
F1	PD22
F2	PD24
F3	SHDN
F4	PE1
F5	PE3
F6	VDDIOM1
F7	PC19

Pin	Signal Name
K1	PE21
K2	PE23
K3	PE26
K4	PE22
K5	PE24
K6	PE25
K7	PE27
K8	PE28
K9	VDDIOP0
K10	VDDIOP0
K11	GNDIOM
K12	GNDIOM
K13	VDDIOM0
K14	DDR_A7
K15	DDR_A8
K16	DDR_A9

Pin	Signal Name
P10	TMS
P11	VDDPLLA
P12	PB20
P13	PB31
P14	DDR_D7
P15	DDR_D3
P16	DDR_D4
P17	DDR_D5
P18	DDR_D10
R1	PA18
R2	PA20
R3	PA24
R4	PA30
R5	PB4
R6	PB13
R7	PD0



Table 3-1. SAM9G46 Pinout for 324-ball BGA Package (Continued)

Table 5	-1: OANISO401 III
Pin	Signal Name
A17	D0
A18	A14
B1	PC31
B2	PC29
В3	PC30
B4	PC22
B5	PC17
B6	PC10
B7	PC11
B8	PC2
B9	SDA10
B10	A17/BA1
B11	DQM0
B12	SDCKE
B13	D12
B14	D8
B15	D4
B16	D3
B17	A15
B18	A13
C1	XIN32
C2	GNDANA
C3	WKUP
C4	PC26
C5	PC21
C6	PC15
C7	PC9
C8	PC3
C9	NWR0/NWE
C10	A16/BA0
C11	CAS
C12	D15
C13	D10
C14	D6
C15	D2
C16	GNDIOM
C17	A18

Pin	Signal Name			
F8	PC14			
F9	PC4			
F10	NCS1/SDCS			
F11	NRD			
F12	SDWE			
F13	A0/NBS0			
F14	A1/NBS2/NWR2			
F15	A3			
F16	A6			
F17	A5			
F18	A2			
G1	PD25			
G2	PD23			
G3	PE6			
G4	PE0			
G5	PE2			
G6	PE8			
G7	PE4			
G8	PE11			
G9	GNDCORE			
G10	VDDIOM1			
G11	VDDIOM1			
G12	VDDCORE			
G13	VDDCORE			
G14	DDR_DQM0			
G15	DDR_DQS1			
G16	DDR_BA1			
G17	DDR_BA0			
G18	DDR_DQS0			
H1	PD26			
H2	PD27			
НЗ	VDDIOP1			
H4	PE13			
H5	PE5			
H6	PE7			
H7	PE9			

Pin	Signal Name			
K17	DDR_A11			
K18	DDR_A10			
L1	PA0			
L2	PE30			
L3	PE29			
L4	PE31			
L5	PA2			
L6	PA4			
L7	PA8			
L8	PD2			
L9	PD13			
L10	PD29			
L11	PD31			
L12	VDDIOM0			
L13	VDDIOM0			
L14	DDR_A1			
L15	DDR_A3			
L16	DDR_A4			
L17	DDR_A6			
L18	DDR_A5			
M1	PA1			
M2	PA5			
МЗ	PA6			
M4	PA7			
M5	PA10			
M6	PA14			
M7	PB14			
M8	PD4			
M9	PD15			
M10	NRST			
M11	PB11			
M12	PB25			
M13	PB27			
M14	VDDIOM0			
M15	DDR_D14			
M16	DDR_D15			
M17	DDR_A0			

Pin	Signal Name			
R8	PD9			
R9	PD18			
R10	TDI			
R11	RTCK			
R12	PB22			
R13	PB29			
R14	DDR_D6			
R15	DDR_D1			
R16	DDR_D0			
R17	HHSDMA			
R18	HFSDMA			
T1	PA22			
T2	PA25			
Т3	PA26			
T4	PB0			
T5	PB6			
T6	PB16			
T7	PD1			
T8	PD11			
Т9	PD19			
T10	PD30			
T11	BMS			
T12	PB8			
T13	PB30			
T14	DDR_D2			
T15	PB21			
T16	PB23			
T17	HHSDPA			
T18	HFSDPA			
U1	PA27			
U2	PA29			
U3	PA28			
U4	PB3			
U5	PB7			
U6	PB17			
U7	PD7			
U8	PD10			

Н8

PE10



Table 3-1. SAM9G46 Pinout for 324-ball BGA Package (Continued)

Pin	Signal Name			
C18	A12			
D1	XOUT32			
D2	PD20			
D3	GNDBU			
D4	VDDBU			
D5	PC24			
D6	PC18			
D7	PC13			
D8	PC6			
D9	NWR1/NBS1			
D10	NANDOE			
D11	DQM1			
D12	D14			
D13	D9			
D14	D5			
D15	D1			
D16	VDDIOM1			
D17	A11			
D18	A10			
E1	PD21			
E2	TSADVREF			
E3	VDDANA			
E4	JTAGSEL			
E5	TST			
E6	PC23			
E7	PC16			
E8	PC8			
E9	PC1			

Pin	Signal Name
H9	GNDCORE
H10	GNDIOP
H11	VDDCORE
H12	GNDIOM
H13	GNDIOM
H14	DDR_CS
H15	DDR_WE
H16	DDR_DQM1
H17	DDR_CAS
H18	DDR_NCLK
J1	PE19
J2	PE16
J3	PE14
J4	PE15
J5	PE12
J6	PE17
J7	PE18
J8	PE20
J9	GNDCORE
J10	GNDCORE
J11	GNDIOP
J12	GNDIOM
J13	GNDIOM
J14	DDR_A12
J15	DDR_A13
J16	DDR_CKE
J17	DDR_RAS
J18	DDR_CLK

Pin	Signal Name		
M18	DDR_A2		
N1	PA3		
N2	PA9		
N3	PA12		
N4	PA15		
N5	PA16		
N6	PA17		
N7	PB18		
N8	PD6		
N9	PD16		
N10	NTRST		
N11	PB9		
N12	PB24		
N13	PB28		
N14	DDR_D13		
N15	DDR_D8		
N16	DDR_D9		
N17	DDR_D11		
N18	DDR_D12		
P1	PA11		
P2	PA13		
P3	PA19		
P4	PA21		
P5	PA23		
P6	PB12		
P7	PB19		
P8	PD8		
P9	PD28		
•			

Pin	Signal Name			
U9	PD14			
U10	TCK			
U11	VDDOSC			
U12	GNDOSC			
U13	PB10			
U14	PB26			
U15	HHSDPB/DHSDP			
U16	HHSDMB/DHSDM			
U17	GNDUTMI			
U18	VDDUTMIC			
V1	PA31			
V2	PB1			
V3	PB2			
V4	PB5			
V5	PB15			
V6	PD3			
V7	PD5			
V8	PD12			
V9	PD17			
V10	TDO			
V11	XOUT			
V12	XIN			
V13	VDDPLLUTMI			
V14	VDDIOP2			
V15	HFSDPB/DFSDP			
V16	HFSDMB/DFSDM			
V17	VDDUTMII			
V18	VBG			



### 4. Power Considerations

### 4.1 Power Supplies

The SAM9G46 has several types of power supply pins. Some supply pins share common ground (GND) pins whereas others have separate grounds. See Table 4-1.

Table 4-1. SAM9G46 Power Supply Pins


Pin(s)	Item(s) powered	Range	Typical	Ground	
VDDCORE	Core, including the processor Embedded memories Peripherals	0.9–1.1 V	1.0V	GNDCORE	
VDDIOM0	DDR2/LPDDR I/O lines	1.65–1.95 V	1.8V		
VDDIOM1	External Bus Interface 1 I/O lines	1.65–1.95 V	1.8V	GNDIOM	
VDDIOWIT	External bus interface 1 I/O lines	3.0-3.6 V	3.3V		
VDDIODA VDDIODA VDDIODA	Parinharala I/O linea	1.65–1.95 V	1.8V	GNDIOP	
VDDIOP0, VDDIOP1, VDDIOP2	Peripherals I/O lines	3.0–3.6 V	3.3V		
VDDBU	Slow Clock oscillator Internal RC oscillator Part of the System Controller	1.8–3.6 V	_	GNDBU	
VDDPLLUTMI	PLLUTMI cell		1.0V		
VDDPLLA	PLLA cell 0.9–1.1		1.0V	GNDOSC	
VDDOSC Main Oscillator cells		1.65–3.6 V	_		
VDDUTMIC	USB device Host UTMI+ core	0.9–1.1 V	1.0V	- GNDUTMI	
VDDUTMII	USB device Host UTMI+ interface	3.0–3.6 V	3.3V	GNDUTIVII	
VDDANA	Analog-to-Digital Converter	3.0-3.6 V	3.3V	GNDANA	

### 4.2 Power Sequence Requirements

The SAM9G46 board design must comply with the guidelines described in Section 4.2.1 "Power-up Sequence" and Section 4.2.2 "Power-down Sequence" to guarantee reliable operation of the device. Any deviation from these sequences may lead to unpredictable results.

#### 4.2.1 Power-up Sequence

Figure 4-1. VDDCORE and VDDIO Constraints at Startup



 $V_{DDCORE}$  and  $V_{DDBU}$  are controlled by the internal PORs (Power-on Reset) to guarantee that these power sources reach their target values prior to the release of POR.

- V<sub>DDIOP</sub> must be ≥ V<sub>IH</sub> (refer to Table 48-2 "DC Characteristics" for more details) within (t<sub>RST</sub> + t<sub>1</sub>) after
   V<sub>DDCORE</sub> has reached V<sub>T+</sub>
- $V_{DDIOM}$  must reach  $V_{OH}$  (refer to Table 48-2 "DC Characteristics" for more details) within  $(t_{RST} + t_1 + t_2)$  after  $V_{DDCORE}$  has reached  $V_{T+}$ 
  - t<sub>RST</sub> is a POR characteristic
  - $t_1 = 3 \times t_{SLCK}$
  - $t_2 = 16 \times t_{SLCK}$

The t<sub>SLCK</sub> min (22 µs) is obtained for the maximum frequency of the internal RC oscillator (44 kHz).

- $t_{RST} = 30 \, \mu s$
- $t_1 = 66 \mu s$
- $t_2 = 352 \,\mu s$


In conclusion,  $V_{DDIOP}$  and  $V_{DDIOM}$  must be established first, then  $V_{DDCORE}$  to ensure a reliable operation of the device.  $V_{DDOSC}$ ,  $V_{DDPLL}$ ,  $V_{DDUTMII}$  and  $V_{DDUTMIC}$  must be started at any time prior to  $V_{DDCORE}$  to ensure correct behavior of the ROM code.



#### 4.2.2 Power-down Sequence


To ensure that the device does not operate outside the operating conditions defined in Section 4.1 "Power Supplies", it is good practice to first place the device in reset state before removing its power supplies. No specific sequencing is required with respect to its supply channels as long as the NRST line is held active during the power-down phase.

Figure 4-2. Recommended Power-Down Sequence



#### 5. Memories

Figure 5-1. SAM9G46 Memory Mapping





### 5.1 Memory Mapping

Other areas are unused and performing an access within them provides an abort to the master requesting such an access.

A first level of address decoding is performed by the AHB Bus Matrix, i.e., the implementation of the Advanced High performance Bus (AHB) for its Master and Slave interfaces with additional features.

Decoding breaks up the 4 Gbytes of address space into 16 banks of 256 Mbytes. Banks 1 to 6 are directed to the EBI that associates these banks to the external chip selects NCS0 to NCS5.

Bank 7 is directed to the DDRSDRC0 that associates this bank to the DDR\_NCS chip select and so dedicated to the 4-port DDR2/LPDDR controller.

Bank 0 is reserved for the addressing of the internal memories, and a second level of decoding provides 1 Mbyte of internal memory area. The bank 15 is reserved for the peripherals and provides access to the Advanced Peripheral Bus (APB).


Other areas are unused and performing an access within them provides an abort to the master requesting such an access.

#### 5.2 Embedded Memories

#### 5.2.1 Internal SRAM

The SAM9G46 product embeds a total of 64 Kbytes high-speed SRAM split in 4 blocks of 16 Kbytes connected to one slave of the matrix. After reset and until the Remap Command is performed, the four SRAM blocks are contiguous and only accessible at address 0x00300000. After Remap, the SRAM also becomes available at address 0x0.

Figure 5-2. Internal SRAM Reset



The SAM9G46 device embeds two memory features. The processor Tightly Coupled Memory (TCM) interface that allows the processor to access the memory up to processor speed (PCK) and the interface on the AHB side allowing masters to access the memory at AHB speed (MCK).

A wait state is necessary to access the TCM at 400 MHz. Setting the bit NWS\_TCM in the bus Matrix TCM Configuration Register of the matrix inserts a wait state on the ITCM and DTCM accesses.

#### 5.2.2 TCM Interface

On the processor side, this Internal SRAM can be allocated to three areas:

 Internal SRAM A is the ARM926EJ-S Instruction TCM. The user can map this SRAM block anywhere in the ARM926 instruction memory space using CP15 instructions and the TCR configuration register located in the Chip Configuration User Interface. This SRAM block is also accessible by the ARM926 Masters and by the AHB Masters through the AHB bus.



- Internal SRAM B is the ARM926EJ-S Data TCM. The user can map this SRAM block anywhere in the ARM926 data memory space using CP15 instructions. This SRAM block is also accessible by the ARM926 Data Master and by the AHB Masters through the AHB bus.
- Internal SRAM C is only accessible by all the AHB Masters. After reset and until the Remap Command is
  performed, this SRAM block is accessible through the AHB bus at address 0x0030 0000 by all the AHB
  Masters. After Remap, this SRAM block also becomes accessible through the AHB bus at address 0x0 by
  the ARM926 Instruction and the ARM926 Data Masters.

Within the 64 Kbytes SRAM size available, the amount of memory assigned to each block is software programmable according to Table 5-1.

Table 5-1. TCM and DTCM Memory Configuration

SRAM A ITCM size (Kbytes) seen at 0x100000 through AHB	SRAM B DTCM size (Kbytes) seen at 0x200000 through AHB	SRAM C (Kbytes) seen at 0x300000 through AHB
0	0	64
0	64	0
32	32	0

#### 5.2.3 Internal ROM

The SAM9G46 embeds an Internal ROM, which contains the boot ROM and SAM-BA® program.

At any time, the ROM is mapped at address 0x0040 0000. It is also accessible at address 0x0 (BMS = 1) after the reset and before the Remap Command.



### 5.3 I/O Drive Selection and Delay Control

#### 5.3.1 I/O Drive Selection

The aim of this control is to adapt the signal drive to the frequency. Two bits allow the user to select High or Low drive for memories data/address/ctrl signals.

- Setting the bit [17], EBI\_DRIVE, in the CCFG\_EBICSA register of the matrix allows to control the drive of the EBI.
- Setting the bit [18], DDR\_DRIVE, in the CCFG\_EBICSA register of the matrix allows to control the drive of the DDR.

#### 5.3.2 Delay Control

To avoid the simultaneous switching of all the I/Os, a delay can be inserted on the different EBI, DDR2 and PIO lines.

The control of these delays is the following:

DDRSDRC

DDR\_D[15:0] controlled by two registers, DELAY1 and DELAY2, located in the DDRSDRC user interface

- DDR\_D[0] <=> DELAY1[3:0],
- DDR D[1] <=> DELAY1[7:4],...
- DDR D[6] <=> DELAY1[27:24],
- DDR\_D[7] <=> DELAY1[31:28]
- DDR\_D[8] <=> DELAY2[3:0],
- DDR\_D[9] <=> DELAY2[7:4],...,
- DDR\_D[14] <=> DELAY2[27:24],
- DDR\_D[15] <=> DELAY2[31:28]

DDR A[13:0] controlled by two registers, DELAY3 and DELAY4, located in the DDRSDRC user interface

- DDR\_A[0] <=> DELAY3[3:0],
- DDR\_A[1] <=> DELAY3[7:4], ...,
- DDR A[6] <=> DELAY3[27:24],
- DDR A[7] <=> DELAY3[31:28]
- DDR\_A[8] <=> DELAY4[3:0],
- DDR\_A[9] <=> DELAY4[7:4], ...,
- DDR\_A[12] <=> DELAY4[19:16],
- DDR A[13] <=> DELAY4[23:20]
- EBI (DDRSDRC\HSMC3\Nandflash)

D[15:0] controlled by two registers, DELAY1 and DELAY2, located in the HSMC3 user interface

- D[0] <=> DELAY1[3:0],
- D[1] <=> DELAY1[7:4],...,
- D[6] <=> DELAY1[27:24],
- D[7] <=> DELAY1[31:28]
- D[8] <=> DELAY2[3:0],
- D[9] <=> DELAY2[7:4],...,
- D[14] <=> DELAY2[27:24],
- D[15] <=> DELAY2[31:28]



D[31,16]on PIOC[31:16] controlled by two registers, DELAY3 and DELAY4, located in the HSMC3 user interface

- D[16] <=> DELAY3[3:0],
- D[17] <=> DELAY3[7:4],...,
- D[22] <=> DELAY3[27:24],
- PC[23] <=> DELAY3[31:28]
- D[24] <=> DELAY4[3:0],
- D[25] <=> DELAY4[7:4],...,
- D[30] <=> DELAY4[27:24],
- D[31] <=> DELAY4[31:28]

A[25:0], controlled by four registers, DELAY5, DELAY6, DELAY7 and DELAY8, located in the HSMC3 user interface

- A[0] <=> DELAY5[3:0],
- A[1] <=> DELAY5[7:4],...,
- A[6] <=> DELAY5[27:24],
- A[7] <=> DELAY5[31:28]
- A[8] <=> DELAY6[3:0],
- A[9] <=> DELAY6[7:4],...,
- A[14] <=> DELAY6[27:24],
- A[15] <=> DELAY6[31:28]
- A[16] <=> DELAY7[3:0],
- A[17] <=> DELAY7[7:4],
- A[18] <=> DELAY7[11:8]

A25 on PC[12] and A[24:19] on PC[7:2]

- A19 <=> DELAY7[15:12],
- A20 <=> DELAY7[19:16],...,
- A23 <=> DELAY7[31:28],
- A24 <=> DELAY8[3:0],
- A25 <=> DELAY8[7:4]
- PIOA User interface

The delay can only be inserted on the HSMCI0 and HSMCI1 I/O lines, so on PA[9:2] and PA[30:23]. The delay is controlled by two registers, DELAY1 and DELAY2, located in the PIOA user interface.

- PA[2] <=> DELAY1[3:0],
- PA[3] <=> DELAY1[7:4],...,
- PA[8] <=> DELAY1[27:24],
- PA[9] <=> DELAY1[31:28]
- PA[23] <=> DELAY2[3:0],
- PA[24] <=> DELAY2[7:4],...,
- PA[29] <=> DELAY2[27:24],
- PA[30] <=> DELAY2[31:28]



## 6. System Controller

The System Controller is a set of peripherals that allows handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc.

The System Controller User Interface also embeds the registers that configure the Matrix and a set of registers for the chip configuration. The chip configuration registers configure the EBI chip select assignment and voltage range for external memories.

### 6.1 System Controller Mapping

The System Controller's peripherals are all mapped within the highest 16 Kbytes of address space, between addresses 0xFFFF E800 and 0xFFFF FFFF.

However, all the registers of the System Controller are mapped on the top of the address space. All the registers of the System Controller can be addressed from a single pointer by using the standard ARM instruction set, as the Load/Store instruction have an indexing mode of ±4 Kbyte.


Figure 6-1 on page 23 shows the System Controller block diagram.

Figure 5-1 on page 17 shows the mapping of the User Interfaces of the System Controller peripherals.



### 6.2 System Controller Block Diagram

Figure 6-1. SAM9G46 System Controller Block Diagram





### 6.3 Chip Identification

The SAM9G46 Chip ID is defined in the Debug Unit Chip ID Register and Debug Unit Chip ID Extension Register.

Chip ID: 0x819B05A2Ext ID: 0x00000003JTAG ID: 05B2\_703F

ARM926 TAP ID: 0x0792603F

## 6.4 Backup Section

The SAM9G46 features a Backup Section that embeds:

- RC Oscillator
- Slow Clock Oscillator
- SCKCR
- RTT
- RTC
- Shutdown Controller
- 128-bit backup registers
- A part of RSTC

This section is powered by the VDDBU rail.

### 7. Peripherals

### 7.1 Peripheral Mapping

As shown in Figure 5-1 "SAM9G46 Memory Mapping", the peripherals are mapped in the upper 256 Mbytes of the address space between the addresses 0xFFF7 8000 and 0xFFFC FFFF.

Each User Peripheral is allocated 16 Kbytes of address space.

### 7.2 Peripheral Identifiers

Table 7-1 defines the Peripheral Identifiers of the SAM9G46. A peripheral identifier is required for the control of the peripheral interrupt with the Advanced Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

Table 7-1. SAM9G46 Peripheral Identifiers

Peripheral ID	Peripheral Mnemonic	Peripheral Name	External Interrupt	
0	AIC	Advanced Interrupt Controller	FIQ	
1	SYSC	System Controller		
2	PIOA	Parallel I/O Controller A		
3	PIOB	Parallel I/O Controller B		
4	PIOC	Parallel I/O Controller C		
5	PIOD, PIOE	Parallel I/O Controller D, Parallel I/O Controller E		
6	TRNG	True Random Number Generator		
7	USART0	Universal Synchronous Asynchronous Receiver Transmitter 0		
8	USART1	Universal Synchronous Asynchronous Receiver Transmitter 1		
9	USART2	Universal Synchronous Asynchronous Receiver Transmitter 2		
10	USART3	Universal Synchronous Asynchronous Receiver Transmitter 3		
11	MCI0	High Speed Multimedia Card Interface 0		
12	TWI0	Two-Wire Interface 0		
13	TWI1	Two-Wire Interface 1		
14	SPI0	Serial Peripheral Interface 0		
15	SPI1	Serial Peripheral Interface 1		
16	SSC0	Synchronous Serial Controller 0		
17	SSC1	Synchronous Serial Controller 1		
18	TC0 TC5	Timer Counter 0 Timer Counter 5		
19	PWM	Pulse Width Modulation Controller		
20	TSADCC	Touchscreen ADC Controller		
21	DMAC	DMA Controller		
22	UHPHS	USB High Speed Host Port		
23	LCDC	LCD Controller		
24	AC97C	AC97 Controller		
25	EMAC	Ethernet MAC		
26	ISI	Image Sensor Interface		



Table 7-1. SAM9G46 Peripheral Identifiers (Continued)

Peripheral ID	Peripheral Mnemonic	Peripheral Name	External Interrupt
27	UDPHS	USB High Speed Device Port	
28	AES TDES SHA	Advanced Encryption Standard Triple Data Encryption Standard Secure Hash Algorithm	
29	MCI1	High Speed Multimedia Card Interface 1	
30	Reserved	_	_
31	AIC	Advanced Interrupt Controller	IRQ

### 7.3 Peripheral Interrupts and Clock Control

#### 7.3.1 System Interrupt

The System Interrupt in Source 1 is the wired-OR of the interrupt signals coming from:

- the DDR2/LPDDR Controller
- the Debug Unit
- the Periodic Interval Timer
- the Real-time Timer
- the Real-time Clock
- the Watchdog Timer
- the Reset Controller
- the Power Management Controller

The clock of these peripherals cannot be deactivated and Peripheral ID 1 can only be used within the Advanced Interrupt Controller.

#### 7.3.2 External Interrupts

All external interrupt signals, i.e., the Fast Interrupt signal FIQ or the Interrupt signal IRQ, use a dedicated Peripheral ID. However, there is no clock control associated with these peripheral IDs.

### 7.4 Peripheral Signals Multiplexing on I/O Lines

The SAM9G46 features five PIO controllers, PIOA, PIOB, PIOC, PIOD and PIOE, which multiplexes the I/O lines of the peripheral set.

Each PIO Controller controls up to 32 lines. Each line can be assigned to one of two peripheral functions, A or B. The multiplexing tables in the following paragraphs define how the I/O lines of the peripherals A and B are multiplexed on the PIO Controllers. The two columns "Function" and "Comments" have been inserted in this table for the user's own comments; they may be used to track how pins are defined in an application.

Note that some peripheral function which are output only, might be duplicated within the both tables.

The column "Reset State" indicates whether the PIO Line resets in I/O mode or in peripheral mode. If I/O is mentioned, the PIO Line resets in input with the pull-up enabled, so that the device is maintained in a static state as soon as the reset is released. As a result, the bit corresponding to the PIO Line in the register PIO\_PSR (Peripheral Status Register) resets low.

If a signal name is mentioned in the "Reset State" column, the PIO Line is assigned to this function and the corresponding bit in PIO\_PSR resets high. This is the case of pins controlling memories, in particular the address lines, which require the pin to be driven as soon as the reset is released. Note that the pull-up resistor is also enabled in this case.



### 7.4.1 PIO Controller A Multiplexing

Table 7-2. Multiplexing on PIO Controller A (PIOA)

I/O Line	Peripheral A	Peripheral B	Reset State	Power Supply	Function	Comments
PA0	MCI0_CK	TCLK3	I/O	VDDIOP0		
PA1	MCI0_CDA	TIOA3	I/O	VDDIOP0		
PA2	MCI0_DA0	TIOB3	I/O	VDDIOP0		
PA3	MCI0_DA1	TCKL4	I/O	VDDIOP0		
PA4	MCI0_DA2	TIOA4	I/O	VDDIOP0		
PA5	MCI0_DA3	TIOB4	I/O	VDDIOP0		
PA6	MCI0_DA4	ETX2	I/O	VDDIOP0		
PA7	MCI0_DA5	ETX3	I/O	VDDIOP0		
PA8	MCI0_DA6	ERX2	I/O	VDDIOP0		
PA9	MCI0_DA7	ERX3	I/O	VDDIOP0		
PA10	ETX0		I/O	VDDIOP0		
PA11	ETX1		I/O	VDDIOP0		
PA12	ERX0		I/O	VDDIOP0		
PA13	ERX1		I/O	VDDIOP0		
PA14	ETXEN		I/O	VDDIOP0		
PA15	ERXDV		I/O	VDDIOP0		
PA16	ERXER		I/O	VDDIOP0		
PA17	ETXCK		I/O	VDDIOP0		
PA18	EMDC		I/O	VDDIOP0		
PA19	EMDIO		I/O	VDDIOP0		
PA20	TWD0		I/O	VDDIOP0		
PA21	TWCK0		I/O	VDDIOP0		
PA22	MCI1_CDA	SCK3	I/O	VDDIOP0		
PA23	MCI1_DA0	RTS3	I/O	VDDIOP0		
PA24	MCI1_DA1	CTS3	I/O	VDDIOP0		
PA25	MCI1_DA2	PWM3	I/O	VDDIOP0		
PA26	MCI1_DA3	TIOB2	I/O	VDDIOP0		
PA27	MCI1_DA4	ETXER	I/O	VDDIOP0		
PA28	MCI1_DA5	ERXCK	I/O	VDDIOP0		
PA29	MCI1_DA6	ECRS	I/O	VDDIOP0		
PA30	MCI1_DA7	ECOL	I/O	VDDIOP0		
PA31	MCI1_CK	PCK0	I/O	VDDIOP0		



### 7.4.2 PIO Controller B Multiplexing

Table 7-3. Multiplexing on PIO Controller B (PIOB)

I/O Line	Peripheral A	Peripheral B	Reset State	Power Supply	Function	Comments
PB0	SPI0_MISO		I/O	VDDIOP0		
PB1	SPI0_MOSI		I/O	VDDIOP0		
PB2	SPI0_SPCK		I/O	VDDIOP0		
PB3	SPI0_NPCS0		I/O	VDDIOP0		
PB4	TXD1		I/O	VDDIOP0		
PB5	RXD1		I/O	VDDIOP0		
PB6	TXD2		I/O	VDDIOP0		
PB7	RXD2		I/O	VDDIOP0		
PB8	TXD3	ISI_D8	I/O	VDDIOP2		
PB9	RXD3	ISI_D9	I/O	VDDIOP2		
PB10	TWD1	ISI_D10	I/O	VDDIOP2		
PB11	TWCK1	ISI_D11	I/O	VDDIOP2		
PB12	DRXD		I/O	VDDIOP0		
PB13	DTXD		I/O	VDDIOP0		
PB14	SPI1_MISO		I/O	VDDIOP0		
PB15	SPI1_MOSI	CTS0	I/O	VDDIOP0		
PB16	SPI1_SPCK	SCK0	I/O	VDDIOP0		
PB17	SPI1_NPCS0	RTS0	I/O	VDDIOP0		
PB18	RXD0	SPI0_NPCS1	I/O	VDDIOP0		
PB19	TXD0	SPI0_NPCS2	I/O	VDDIOP0		
PB20	ISI_D0		I/O	VDDIOP2		
PB21	ISI_D1		I/O	VDDIOP2		
PB22	ISI_D2		I/O	VDDIOP2		
PB23	ISI_D3		I/O	VDDIOP2		
PB24	ISI_D4		I/O	VDDIOP2		
PB25	ISI_D5		I/O	VDDIOP2		
PB26	ISI_D6		I/O	VDDIOP2		
PB27	ISI_D7		I/O	VDDIOP2		
PB28	ISI_PCK		I/O	VDDIOP2		
PB29	ISI_VSYNC		I/O	VDDIOP2		
PB30	ISI_HSYNC		I/O	VDDIOP2		
PB31	ISI_MCK	PCK1	I/O	VDDIOP2		

### 7.4.3 PIO Controller C Multiplexing

Table 7-4. Multiplexing on PIO Controller C (PIOC)

I/O Line	Peripheral A	Peripheral B	Reset State	Power Supply	Function	Comments
PC0	DQM2		DQM2	VDDIOM1		
PC1	DQM3		DQM3	VDDIOM1		
PC2	A19		A19	VDDIOM1		
PC3	A20		A20	VDDIOM1		
PC4	A21/NANDALE		A21	VDDIOM1		
PC5	A22/NANDCLE		A22	VDDIOM1		
PC6	A23		A23	VDDIOM1		
PC7	A24		A24	VDDIOM1		
PC8	CFCE1		I/O	VDDIOM1		
PC9	CFCE2	RTS2	I/O	VDDIOM1		
PC10	NCS4/CFCS0	TCLK2	I/O	VDDIOM1		
PC11	NCS5/CFCS1	CTS2	I/O	VDDIOM1		
PC12	A25/CFRNW		A25	VDDIOM1		
PC13	NCS2		I/O	VDDIOM1		
PC14	NCS3/NANDCS		I/O	VDDIOM1		
PC15	NWAIT		I/O	VDDIOM1		
PC16	D16		I/O	VDDIOM1		
PC17	D17		I/O	VDDIOM1		
PC18	D18		I/O	VDDIOM1		
PC19	D19		I/O	VDDIOM1		
PC20	D20		I/O	VDDIOM1		
PC21	D21		I/O	VDDIOM1		
PC22	D22		I/O	VDDIOM1		
PC23	D23		I/O	VDDIOM1		
PC24	D24		I/O	VDDIOM1		
PC25	D25		I/O	VDDIOM1		
PC26	D26		I/O	VDDIOM1		
PC27	D27		I/O	VDDIOM1		
PC28	D28		I/O	VDDIOM1		
PC29	D29		I/O	VDDIOM1		
PC30	D30		I/O	VDDIOM1		
PC31	D31		I/O	VDDIOM1		



### 7.4.4 PIO Controller D Multiplexing

Table 7-5. Multiplexing on PIO Controller D (PIOD)

I/O Line	Peripheral A	Peripheral B	Reset State	Power Supply	Function	Comments
PD0	TK0	PWM3	I/O	VDDIOP0		
PD1	TF0		I/O	VDDIOP0		
PD2	TD0		I/O	VDDIOP0		
PD3	RD0		I/O	VDDIOP0		
PD4	RK0		I/O	VDDIOP0		
PD5	RF0		I/O	VDDIOP0		
PD6	AC97RX		I/O	VDDIOP0		
PD7	AC97TX	TIOA5	I/O	VDDIOP0		
PD8	AC97FS	TIOB5	I/O	VDDIOP0		
PD9	AC97CK	TCLK5	I/O	VDDIOP0		
PD10	TD1		I/O	VDDIOP0		
PD11	RD1		I/O	VDDIOP0		
PD12	TK1	PCK0	I/O	VDDIOP0		
PD13	RK1		I/O	VDDIOP0		
PD14	TF1		I/O	VDDIOP0		
PD15	RF1		I/O	VDDIOP0		
PD16	RTS1		I/O	VDDIOP0		
PD17	CTS1		I/O	VDDIOP0		
PD18	SPI1_NPCS2	IRQ	I/O	VDDIOP0		
PD19	SPI1_NPCS3	FIQ	I/O	VDDIOP0		
PD20	TIOA0		I/O	VDDANA		TSAD0
PD21	TIOA1		I/O	VDDANA		TSAD1
PD22	TIOA2		I/O	VDDANA		TSAD2
PD23	TCLK0		I/O	VDDANA		TSAD3
PD24	SPI0_NPCS1	PWM0	I/O	VDDANA		GPAD4
PD25	SPI0_NPCS2	PWM1	I/O	VDDANA		GPAD5
PD26	PCK0	PWM2	I/O	VDDANA		GPAD6
PD27	PCK1	SPI0_NPCS3	I/O	VDDANA		GPAD7
PD28	TSADTRG	SPI1_NPCS1	I/O	VDDIOP0		
PD29	TCLK1	SCK1	I/O	VDDIOP0		
PD30	TIOB0	SCK2	I/O	VDDIOP0		
PD31	TIOB1	PWM1	I/O	VDDIOP0		

### 7.4.5 PIO Controller E Multiplexing

Table 7-6. Multiplexing on PIO Controller E (PIOE)

I/O Line	Peripheral A	Peripheral B	Reset State	Power Supply	Function	Comments
PE0	LCDPWR	PCK0	I/O	VDDIOP1		
PE1	LCDMOD		I/O	VDDIOP1		
PE2	LCDCC		I/O	VDDIOP1		
PE3	LCDVSYNC		I/O	VDDIOP1		
PE4	LCDHSYNC		I/O	VDDIOP1		
PE5	LCDDOTCK		I/O	VDDIOP1		
PE6	LCDDEN		I/O	VDDIOP1		
PE7	LCDD0	LCDD2	I/O	VDDIOP1		
PE8	LCDD1	LCDD3	I/O	VDDIOP1		
PE9	LCDD2	LCDD4	I/O	VDDIOP1		
PE10	LCDD3	LCDD5	I/O	VDDIOP1		
PE11	LCDD4	LCDD6	I/O	VDDIOP1		
PE12	LCDD5	LCDD7	I/O	VDDIOP1		
PE13	LCDD6	LCDD10	I/O	VDDIOP1		
PE14	LCDD7	LCDD11	I/O	VDDIOP1		
PE15	LCDD8	LCDD12	I/O	VDDIOP1		
PE16	LCDD9	LCDD13	I/O	VDDIOP1		
PE17	LCDD10	LCDD14	I/O	VDDIOP1		
PE18	LCDD11	LCDD15	I/O	VDDIOP1		
PE19	LCDD12	LCDD18	I/O	VDDIOP1		
PE20	LCDD13	LCDD19	I/O	VDDIOP1		
PE21	LCDD14	LCDD20	I/O	VDDIOP1		
PE22	LCDD15	LCDD21	I/O	VDDIOP1		
PE23	LCDD16	LCDD22	I/O	VDDIOP1		
PE24	LCDD17	LCDD23	I/O	VDDIOP1		
PE25	LCDD18		I/O	VDDIOP1		
PE26	LCDD19		I/O	VDDIOP1		
PE27	LCDD20		I/O	VDDIOP1		
PE28	LCDD21		I/O	VDDIOP1		
PE29	LCDD22		I/O	VDDIOP1		
PE30	LCDD23		I/O	VDDIOP1		
PE31	PWM2	PCK1	I/O	VDDIOP1		



### 8. ARM926EJ-S Processor Overview

### 8.1 Description

The ARM926EJ-S processor is a member of the ARM9<sup>™</sup> family of general-purpose microprocessors. The ARM926EJ-S implements ARM architecture version 5TEJ and is targeted at multi-tasking applications where full memory management, high performance, low die size and low power are all important features.

The ARM926EJ-S processor supports the 32-bit ARM and 16-bit THUMB instruction sets, enabling the user to trade off between high performance and high code density. It also supports 8-bit Java instruction set and includes features for efficient execution of Java bytecode, providing a Java performance similar to a JIT (Just-In-Time compilers), for the next generation of Java-powered wireless and embedded devices. It includes an enhanced multiplier design for improved DSP performance.

The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both hardware and software debug.

The ARM926EJ-S provides a complete high performance processor subsystem, including:

- An ARM9EJ-S integer core
- A Memory Management Unit (MMU)
- Separate instruction and data AMBA AHB bus interfaces
- Separate instruction and data TCM interfaces


### 8.2 Embedded Characteristics

- RISC Processor Based on ARM v5TEJ Architecture with Jazelle technology for Java acceleration
- Two Instruction Sets
  - ARM High-performance 32-bit Instruction Set
  - Thumb High Code Density 16-bit Instruction Set
- DSP Instruction Extensions
- 5-Stage Pipeline Architecture:
  - Instruction Fetch (F)
  - Instruction Decode (D)
  - Execute (E)
  - Data Memory (M)
  - Register Write (W)
- 32-Kbyte Data Cache, 32-Kbyte Instruction Cache
  - Virtually-addressed 4-way Associative Cache
  - Eight words per line
  - Write-through and Write-back Operation
  - Pseudo-random or Round-robin Replacement
- Write Buffer
  - Main Write Buffer with 16-word Data Buffer and 4-address Buffer
  - DCache Write-back Buffer with 8-word Entries and a Single Address Entry
  - Software Control Drain
- Standard ARM v4 and v5 Memory Management Unit (MMU)
  - Access Permission for Sections
  - Access Permission for large pages and small pages can be specified separately for each quarter of the page
  - 16 embedded domains
- Bus Interface Unit (BIU)
  - Arbitrates and Schedules AHB Requests
  - Separate Masters for both instruction and data access providing complete Matrix system flexibility
  - Separate Address and Data Buses for both the 32-bit instruction interface and the 32-bit data interface
  - On Address and Data Buses, data can be 8-bit (Bytes), 16-bit (Half-words) or 32-bit (Words)
- TCM Interface



### 8.3 Block Diagram

Figure 8-1. ARM926EJ-S Internal Functional Block Diagram



#### 8.4 ARM9EJ-S Processor

#### 8.4.1 ARM9EJ-S Operating States

The ARM9EJ-S processor can operate in three different states, each with a specific instruction set:

- ARM state: 32-bit, word-aligned ARM instructions.
- THUMB state: 16-bit, halfword-aligned Thumb instructions.
- Jazelle state: variable length, byte-aligned Jazelle instructions.

In Jazelle state, all instruction Fetches are in words.

#### 8.4.2 Switching State

The operating state of the ARM9EJ-S core can be switched between:

- ARM state and THUMB state using the BX and BLX instructions, and loads to the PC
- ARM state and Jazelle state using the BXJ instruction

All exceptions are entered, handled and exited in ARM state. If an exception occurs in Thumb or Jazelle states, the processor reverts to ARM state. The transition back to Thumb or Jazelle states occurs automatically on return from the exception handler.

#### 8.4.3 Instruction Pipelines

The ARM9EJ-S core uses two kinds of pipelines to increase the speed of the flow of instructions to the processor.

A five-stage (five clock cycles) pipeline is used for ARM and Thumb states. It consists of Fetch, Decode, Execute, Memory and Writeback stages.

A six-stage (six clock cycles) pipeline is used for Jazelle state It consists of Fetch, Jazelle/Decode (two clock cycles), Execute, Memory and Writeback stages.

#### 8.4.4 Memory Access

The ARM9EJ-S core supports byte (8-bit), half-word (16-bit) and word (32-bit) access. Words must be aligned to four-byte boundaries, half-words must be aligned to two-byte boundaries and bytes can be placed on any byte boundary.

Because of the nature of the pipelines, it is possible for a value to be required for use before it has been placed in the register bank by the actions of an earlier instruction. The ARM9EJ-S control logic automatically detects these cases and stalls the core or forward data.

#### 8.4.5 Jazelle Technology

The Jazelle technology enables direct and efficient execution of Java byte codes on ARM processors, providing high performance for the next generation of Java-powered wireless and embedded devices.

The new Java feature of ARM9EJ-S can be described as a hardware emulation of a JVM (Java Virtual Machine). Java mode will appear as another state: instead of executing ARM or Thumb instructions, it executes Java byte codes. The Java byte code decoder logic implemented in ARM9EJ-S decodes 95% of executed byte codes and turns them into ARM instructions without any overhead, while less frequently used byte codes are broken down into optimized sequences of ARM instructions. The hardware/software split is invisible to the programmer, invisible to the application and invisible to the operating system. All existing ARM registers are re-used in Jazelle state and all registers then have particular functions in this mode.

Minimum interrupt latency is maintained across both ARM state and Java state. Since byte codes execution can be restarted, an interrupt automatically triggers the core to switch from Java state to ARM state for the execution of the interrupt handler. This means that no special provision has to be made for handling interrupts while executing byte codes, whether in hardware or in software.



#### 8.4.6 ARM9EJ-S Operating Modes

In all states, there are seven operation modes:

- User mode is the usual ARM program execution state. It is used for executing most application programs
- Fast Interrupt (FIQ) mode is used for handling fast interrupts. It is suitable for high-speed data transfer or channel process
- Interrupt (IRQ) mode is used for general-purpose interrupt handling
- Supervisor mode is a protected mode for the operating system
- Abort mode is entered after a data or instruction prefetch abort
- System mode is a privileged user mode for the operating system
- Undefined mode is entered when an undefined instruction exception occurs

Mode changes may be made under software control, or may be brought about by external interrupts or exception processing. Most application programs execute in User Mode. The non-user modes, known as privileged modes, are entered in order to service interrupts or exceptions or to access protected resources.

#### 8.4.7 ARM9EJ-S Registers

The ARM9EJ-S core has a total of 37 registers.

- 31 general-purpose 32-bit registers
- Six 32-bit status registers

Table 8-1 shows all the registers in all modes.



Table 8-1. ARM9TDMI Modes and Registers Layout

User and System Mode	Supervisor Mode	Abort Mode	Undefined Mode	Interrupt Mode	Fast Interrupt Mode
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8_FIQ
R9	R9	R9	R9	R9	R9_FIQ
R10	R10	R10	R10	R10	R10_FIQ
R11	R11	R11	R11	R11	R11_FIQ
R12	R12	R12	R12	R12	R12_FIQ
R13	R13_SVC	R13_ABORT	R13_UNDEF	R13_IRQ	R13_FIQ
R14	R14_SVC	R14_ABORT	R14_UNDEF	R14_IRQ	R14_FIQ
PC	PC	PC	PC	PC	PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
	SPSR_SVC	SPSR_ABORT	SPSR_UNDEF	SPSR_IRQ	SPSR_FIQ



The ARM state register set contains 16 directly-accessible registers, r0 to r15, and an additional register, the Current Program Status Register (CPSR). Registers r0 to r13 are general-purpose registers used to hold either data or address values. Register r14 is used as a Link register that holds a value (return address) of r15 when BL or BLX is executed. Register r15 is used as a program counter (PC), whereas the Current Program Status Register (CPSR) contains condition code flags and the current mode bits.

In privileged modes (FIQ, Supervisor, Abort, IRQ, Undefined), mode-specific banked registers (r8 to r14 in FIQ mode or r13 to r14 in the other modes) become available. The corresponding banked registers r14\_fiq, r14\_svc, r14\_abt, r14\_irq, r14\_und are similarly used to hold the values (return address for each mode) of r15 (PC) when interrupts and exceptions arise, or when BL or BLX instructions are executed within interrupt or exception routines. There is another register called Saved Program Status Register (SPSR) that becomes available in privileged modes instead of CPSR. This register contains condition code flags and the current mode bits saved as a result of the exception that caused entry to the current (privileged) mode.

In all modes and due to a software agreement, register r13 is used as stack pointer.



The use and the function of all the registers described above should obey ARM Procedure Call Standard (APCS) which defines:

- Constraints on the use of registers
- Stack conventions
- Argument passing and result return

For more details, refer to ARM Software Development Kit.

The Thumb state register set is a subset of the ARM state set. The programmer has direct access to:

- Eight general-purpose registers r0–r7
- Stack pointer, SP
- Link register, LR (ARM r14)
- PC
- CPSR

There are banked registers SPs, LRs and SPSRs for each privileged mode (for more details see the ARM9EJ-S Technical Reference Manual, revision r1p2 page 2-12).

#### 8.4.7.1 Status Registers

The ARM9EJ-S core contains one CPSR, and five SPSRs for exception handlers to use. The program status registers:

- hold information about the most recently performed ALU operation
- control the enabling and disabling of interrupts
- set the processor operation mode

Figure 8-2. Status Register Format




Figure 8-2 shows the status register format, where:

- N: Negative, Z: Zero, C: Carry, and V: Overflow are the four ALU flags
- The Sticky Overflow (Q) flag can be set by certain multiply and fractional arithmetic instructions like QADD, QDADD, QSUB, QDSUB, SMLAxy, and SMLAWy needed to achieve DSP operations.

The Q flag is sticky in that, when set by an instruction, it remains set until explicitly cleared by an MSR instruction writing to the CPSR. Instructions cannot execute conditionally on the status of the Q flag.

- The J bit in the CPSR indicates when the ARM9EJ-S core is in Jazelle state, where:
  - J = 0: The processor is in ARM or Thumb state, depending on the T bit
  - J = 1: The processor is in Jazelle state.
- Mode: five bits to encode the current processor mode



## 8.4.7.2 Exceptions

#### 8.4.7.3 Exception Types and Priorities

The ARM9EJ-S supports five types of exceptions. Each type drives the ARM9EJ-S in a privileged mode. The types of exceptions are:

- Fast interrupt (FIQ)
- Normal interrupt (IRQ)
- Data and Prefetched aborts (Abort)
- Undefined instruction (Undefined)
- Software interrupt and Reset (Supervisor)

When an exception occurs, the banked version of R14 and the SPSR for the exception mode are used to save the state.

More than one exception can happen at a time, therefore the ARM9EJ-S takes the arisen exceptions according to the following priority order:

- Reset (highest priority)
- Data Abort
- FIQ
- IRQ
- Prefetch Abort
- BKPT, Undefined instruction, and Software Interrupt (SWI) (Lowest priority)

The BKPT, or Undefined instruction, and SWI exceptions are mutually exclusive.

Note that there is one exception in the priority scheme: when FIQs are enabled and a Data Abort occurs at the same time as an FIQ, the ARM9EJ-S core enters the Data Abort handler, and proceeds immediately to FIQ vector. A normal return from the FIQ causes the Data Abort handler to resume execution. Data Aborts must have higher priority than FIQs to ensure that the transfer error does not escape detection.

#### 8.4.7.4 Exception Modes and Handling

Exceptions arise whenever the normal flow of a program must be halted temporarily, for example, to service an interrupt from a peripheral.

When handling an ARM exception, the ARM9EJ-S core performs the following operations:

- 1. Preserves the address of the next instruction in the appropriate Link Register that corresponds to the new mode that has been entered. When the exception entry is from:
  - ARM and Jazelle states, the ARM9EJ-S copies the address of the next instruction into LR (current PC(r15) + 4 or PC + 8 depending on the exception).
  - THUMB state, the ARM9EJ-S writes the value of the PC into LR, offset by a value (current PC + 2, PC + 4 or PC + 8 depending on the exception) that causes the program to resume from the correct place on return.
- 2. Copies the CPSR into the appropriate SPSR.
- 3. Forces the CPSR mode bits to a value that depends on the exception.
- 4. Forces the PC to fetch the next instruction from the relevant exception vector.

The register r13 is also banked across exception modes to provide each exception handler with private stack pointer.

The ARM9EJ-S can also set the interrupt disable flags to prevent otherwise unmanageable nesting of exceptions.

When an exception has completed, the exception handler must move both the return value in the banked LR minus an offset to the PC and the SPSR to the CPSR. The offset value varies according to the type of exception. This action restores both PC and the CPSR.



The fast interrupt mode has seven private registers r8 to r14 (banked registers) to reduce or remove the requirement for register saving which minimizes the overhead of context switching.

The Prefetch Abort is one of the aborts that indicates that the current memory access cannot be completed. When a Prefetch Abort occurs, the ARM9EJ-S marks the prefetched instruction as invalid, but does not take the exception until the instruction reaches the Execute stage in the pipeline. If the instruction is not executed, for example because a branch occurs while it is in the pipeline, the abort does not take place.

The breakpoint (BKPT) instruction is a new feature of ARM9EJ-S that is destined to solve the problem of the Prefetch Abort. A breakpoint instruction operates as though the instruction caused a Prefetch Abort.

A breakpoint instruction does not cause the ARM9EJ-S to take the Prefetch Abort exception until the instruction reaches the Execute stage of the pipeline. If the instruction is not executed, for example because a branch occurs while it is in the pipeline, the breakpoint does not take place.



## 8.4.8 ARM Instruction Set Overview

The ARM instruction set is divided into:

- Branch instructions
- Data processing instructions
- Status register transfer instructions
- Load and Store instructions
- Coprocessor instructions
- Exception-generating instructions

ARM instructions can be executed conditionally. Every instruction contains a 4-bit condition code field (bits[31:28]). For further details, see the ARM Technical Reference Manual.

Table 8-2 gives the ARM instruction mnemonic list.

Table 8-2. ARM Instruction Mnemonic List

Mnemonic	Operation
MOV	Move
ADD	Add
SUB	Subtract
RSB	Reverse Subtract
CMP	Compare
TST	Test
AND	Logical AND
EOR	Logical Exclusive OR
MUL	Multiply
SMULL	Sign Long Multiply
SMLAL	Signed Long Multiply Accumulate
MSR	Move to Status Register
В	Branch
ВХ	Branch and Exchange
LDR	Load Word
LDRSH	Load Signed Halfword
LDRSB	Load Signed Byte
LDRH	Load Half Word
LDRB	Load Byte
LDRBT	Load Register Byte with Translation
LDRT	Load Register with Translation
LDM	Load Multiple
SWP	Swap Word
MCR	Move To Coprocessor
LDC	Load To Coprocessor
CDP	Coprocessor Data Processing

Mnemonic	Operation	
MVN	Move Not	
ADC	Add with Carry	
SBC	Subtract with Carry	
RSC	Reverse Subtract with Carry	
CMN	Compare Negated	
TEQ	Test Equivalence	
BIC	Bit Clear	
ORR	Logical (inclusive) OR	
MLA	Multiply Accumulate	
UMULL	Unsigned Long Multiply	
UMLAL	Unsigned Long Multiply Accumulate	
MRS	Move From Status Register	
BL	Branch and Link	
SWI	Software Interrupt	
STR	Store Word	
STRH	Store Half Word	
STRB	Store Byte	
STRBT	Store Register Byte with Translation	
STRT	Store Register with Translation	
STM	Store Multiple	
SWPB	Swap Byte	
MRC	Move From Coprocessor	
STC	Store From Coprocessor	



## 8.4.9 New ARM Instruction Set

.

Table 8-3. New ARM Instruction Mnemonic List

Mnemonic	Operation	
BXJ	Branch and exchange to Java	
BLX (1)	Branch, Link and exchange	
SMLAxy	Signed Multiply Accumulate 16 * 16 bit	
SMLAL	Signed Multiply Accumulate Long	
SMLAWy	Signed Multiply Accumulate 32 * 16 bit	
SMULxy	Signed Multiply 16 * 16 bit	
SMULWy	Signed Multiply 32 * 16 bit	
QADD	Saturated Add	
QDADD	Saturated Add with Double	
QSUB	Saturated subtract	
QDSUB	Saturated Subtract with double	

Mnemonic	Operation	
MRRC	Move double from coprocessor	
MCR2	Alternative move of ARM reg to coprocessor	
MCRR	Move double to coprocessor	
CDP2	Alternative Coprocessor Data Processing	
BKPT	Breakpoint	
PLD	Soft Preload, Memory prepare to load from address	
STRD	Store Double	
STC2	Alternative Store from Coprocessor	
LDRD	Load Double	
LDC2	Alternative Load to Coprocessor	
CLZ	Count Leading Zeroes	

Notes: 1. A Thumb BLX contains two consecutive Thumb instructions, and takes four cycles.

## 8.4.10 Thumb Instruction Set Overview

The Thumb instruction set is a re-encoded subset of the ARM instruction set.

The Thumb instruction set is divided into:

- Branch instructions
- Data processing instructions
- Load and Store instructions
- Load and Store multiple instructions
- Exception-generating instruction

Table 8-4 gives the Thumb instruction mnemonic list.

Table 8-4. Thumb Instruction Mnemonic List

Mnemonic	Operation	
MOV	Move	
ADD	Add	
SUB	Subtract	
CMP	Compare	
TST	Test	
AND	Logical AND	
EOR	Logical Exclusive OR	
LSL	Logical Shift Left	
ASR	Arithmetic Shift Right	
MUL	Multiply	
В	Branch	
BX	Branch and Exchange	
LDR	Load Word	
LDRH	Load Half Word	
LDRB	Load Byte	
LDRSH	Load Signed Halfword	
LDMIA	Load Multiple	
PUSH	Push Register to stack	
BCC	Conditional Branch	

Mnemonic	Operation	
MVN	Move Not	
ADC	Add with Carry	
SBC	Subtract with Carry	
CMN	Compare Negated	
NEG	Negate	
BIC	Bit Clear	
ORR	Logical (inclusive) OR	
LSR	Logical Shift Right	
ROR	Rotate Right	
BLX	Branch, Link, and Exchange	
BL	Branch and Link	
SWI	Software Interrupt	
STR	Store Word	
STRH	Store Half Word	
STRB	Store Byte	
LDRSB	Load Signed Byte	
STMIA	Store Multiple	
POP	Pop Register from stack	
ВКРТ	Breakpoint	



# 8.5 CP15 Coprocessor

Coprocessor 15, or System Control Coprocessor CP15, is used to configure and control all the items in the list below:

- ARM9EJ-S
- Caches (ICache, DCache and write buffer)
- TCM
- MMU
- Other system options

To control these features, CP15 provides 16 additional registers. See Table 8-5.

Table 8-5. CP15 Registers

Register	Name	Read/Write	
0	ID Code <sup>(1)</sup>	Read/Unpredictable	
0	Cache type <sup>(1)</sup>	Read/Unpredictable	
0	TCM status <sup>(1)</sup>	Read/Unpredictable	
1	Control	Read/write	
2	Translation Table Base	Read/write	
3	Domain Access Control	Read/write	
4	Reserved	None	
5	Data fault Status <sup>(1)</sup>	Read/write	
5	Instruction fault status <sup>(1)</sup>	Read/write	
6	Fault Address Read/write		
7	Cache Operations	Read/Write	
8	TLB operations	Unpredictable/Write	
9	cache lockdown <sup>(2)</sup>	Read/write	
9	TCM region	Read/write	
10	TLB lockdown	Read/write	
11	Reserved	None	
12	Reserved	None	
13	FCSE PID <sup>(1)</sup>	Read/write	
13	Context ID <sup>(1)</sup>	Read/Write	
14	Reserved	None	
15	Test configuration	Read/Write	

Notes: 1. Register locations 0,5, and 13 each provide access to more than one register. The register accessed depends on the value of the opcode\_2 field.

2. Register location 9 provides access to more than one register. The register accessed depends on the value of the CRm field.

## 8.5.1 CP15 Registers Access

CP15 registers can only be accessed in privileged mode by:

- MCR (Move to Coprocessor from ARM Register) instruction is used to write an ARM register to CP15.
- MRC (Move to ARM Register from Coprocessor) instruction is used to read the value of CP15 to an ARM register.

Other instructions like CDP, LDC, STC can cause an undefined instruction exception.

The assembler code for these instructions is:

MCR/MRC{cond} p15, opcode\_1, Rd, CRn, CRm, opcode\_2.

The MCR, MRC instructions bit pattern is shown below:

31	30	29	28	27	26	25	24
	cond			1	1	1	0
23	22	21	20	19	18	17	16
	opcode_1 L			CRn			
15	14	13	12	11	10	9	8
	Rd			1	1	1	1
7	6	5	. 4	3	2	1	0
	opcode_2 1				CF	₹m	

#### • CRm[3:0]: Specified Coprocessor Action

Determines specific coprocessor action. Its value is dependent on the CP15 register used. For details, refer to CP15 specific register behavior.

#### opcode\_2[7:5]

Determines specific coprocessor operation code. By default, set to 0.

## • Rd[15:12]: ARM Register

Defines the ARM register whose value is transferred to the coprocessor. If R15 is chosen, the result is unpredictable.

#### CRn[19:16]: Coprocessor Register

Determines the destination coprocessor register.

#### • L: Instruction Bit

0: MCR instruction

1: MRC instruction

## • opcode\_1[23:20]: Coprocessor Code

Defines the coprocessor specific code. Value is c15 for CP15.

## • cond [31:28]: Condition

For more details, see Chapter 2 in ARM926EJ-S TRM.



# 8.6 Memory Management Unit (MMU)

The ARM926EJ-S processor implements an enhanced ARM architecture v5 MMU to provide virtual memory features required by operating systems like Symbian OS<sup>®</sup>, Windows CE<sup>®</sup>, and Linux<sup>®</sup>. These virtual memory features are memory access permission controls and virtual to physical address translations.

The Virtual Address generated by the CPU core is converted to a Modified Virtual Address (MVA) by the FCSE (Fast Context Switch Extension) using the value in CP15 register13. The MMU translates modified virtual addresses to physical addresses by using a single, two-level page table set stored in physical memory. Each entry in the set contains the access permissions and the physical address that correspond to the virtual address.

The first level translation tables contain 4096 entries indexed by bits [31:20] of the MVA. These entries contain a pointer to either a 1 MB section of physical memory along with attribute information (access permissions, domain, etc.) or an entry in the second level translation tables; coarse table and fine table.

The second level translation tables contain two subtables, coarse table and fine table. An entry in the coarse table contains a pointer to both large pages and small pages along with access permissions. An entry in the fine table contains a pointer to large, small and tiny pages.

Table 7 shows the different attributes of each page in the physical memory.

Table 8-6. Mapping Details

Mapping Name	Mapping Size	Access Permission By	Subpage Size
Section	1 Mbyte	Section	_
Large Page	64 Kbytes	4 separated subpages	16 Kbytes
Small Page	4 Kbytes	4 separated subpages	1 Kbyte
Tiny Page	1 Kbyte	Tiny Page	_

#### The MMU consists of:

- Access control logic
- Translation Look-aside Buffer (TLB)
- Translation table walk hardware

#### 8.6.1 Access Control Logic

The access control logic controls access information for every entry in the translation table. The access control logic checks two pieces of access information: domain and access permissions. The domain is the primary access control mechanism for a memory region; there are 16 of them. It defines the conditions necessary for an access to proceed. The domain determines whether the access permissions are used to qualify the access or whether they should be ignored.

The second access control mechanism is access permissions that are defined for sections and for large, small and tiny pages. Sections and tiny pages have a single set of access permissions whereas large and small pages can be associated with 4 sets of access permissions, one for each subpage (quarter of a page).

## 8.6.2 Translation Look-aside Buffer (TLB)

The Translation Look-aside Buffer (TLB) caches translated entries and thus avoids going through the translation process every time. When the TLB contains an entry for the MVA (Modified Virtual Address), the access control logic determines if the access is permitted and outputs the appropriate physical address corresponding to the MVA. If access is not permitted, the MMU signals the CPU core to abort.

If the TLB does not contain an entry for the MVA, the translation table walk hardware is invoked to retrieve the translation information from the translation table in physical memory.



#### 8.6.3 Translation Table Walk Hardware

The translation table walk hardware is a logic that traverses the translation tables located in physical memory, gets the physical address and access permissions and updates the TLB.

The number of stages in the hardware table walking is one or two depending whether the address is marked as a section-mapped access or a page-mapped access.

There are three sizes of page-mapped accesses and one size of section-mapped access. Page-mapped accesses are for large pages, small pages and tiny pages. The translation process always begins with a level one fetch. A section-mapped access requires only a level one fetch, but a page-mapped access requires an additional level two fetch. For further details on the MMU, please refer to chapter 3 in ARM926EJ-S Technical Reference Manual.

## 8.6.4 MMU Faults

The MMU generates an abort on the following types of faults:

- Alignment faults (for data accesses only)
- Translation faults
- Domain faults
- Permission faults

The access control mechanism of the MMU detects the conditions that produce these faults. If the fault is a result of memory access, the MMU aborts the access and signals the fault to the CPU core. The MMU retains status and address information about faults generated by the data accesses in the data fault status register and fault address register. It also retains the status of faults generated by instruction fetches in the instruction fault status register.

The fault status register (register 5 in CP15) indicates the cause of a data or prefetch abort, and the domain number of the aborted access when it happens. The fault address register (register 6 in CP15) holds the MVA associated with the access that caused the Data Abort. For further details on MMU faults, please refer to chapter 3 in ARM926EJ-S Technical Reference Manual.



## 8.7 Caches and Write Buffer

The ARM926EJ-S contains a 32K Byte Instruction Cache (ICache), a 32K Byte Data Cache (DCache), and a write buffer. Although the ICache and DCache share common features, each still has some specific mechanisms.

The caches (ICache and DCache) are four-way set associative, addressed, indexed and tagged using the Modified Virtual Address (MVA), with a cache line length of eight words with two dirty bits for the DCache. The ICache and DCache provide mechanisms for cache lockdown, cache pollution control, and line replacement.

A new feature is now supported by ARM926EJ-S caches called allocate on read-miss commonly known as wrapping. This feature enables the caches to perform critical word first cache refilling. This means that when a request for a word causes a read-miss, the cache performs an AHB access. Instead of loading the whole line (eight words), the cache loads the critical word first, so the processor can reach it quickly, and then the remaining words, no matter where the word is located in the line.

The caches and the write buffer are controlled by the CP15 register 1 (Control), CP15 register 7 (cache operations) and CP15 register 9 (cache lockdown).

#### 8.7.1 Instruction Cache (ICache)

The ICache caches fetched instructions to be executed by the processor. The ICache can be enabled by writing 1 to I bit of the CP15 Register 1 and disabled by writing 0 to this same bit.

When the MMU is enabled, all instruction fetches are subject to translation and permission checks. If the MMU is disabled, all instructions fetches are cachable, no protection checks are made and the physical address is flat-mapped to the modified virtual address. With the MVA use disabled, context switching incurs ICache cleaning and/or invalidating.

When the ICache is disabled, all instruction fetches appear on external memory (AHB) (see Tables 4-1 and 4-2 in page 4-4 in ARM926EJ-S TRM).

On reset, the ICache entries are invalidated and the ICache is disabled. For best performance, ICache should be enabled as soon as possible after reset.

#### 8.7.2 Data Cache (DCache) and Write Buffer

ARM926EJ-S includes a DCache and a write buffer to reduce the effect of main memory bandwidth and latency on data access performance. The operations of DCache and write buffer are closely connected.

## 8.7.2.1 DCache

The DCache needs the MMU to be enabled. All data accesses are subject to MMU permission and translation checks. Data accesses that are aborted by the MMU do not cause linefills or data accesses to appear on the AMBA ASB interface. If the MMU is disabled, all data accesses are noncachable, nonbufferable, with no protection checks, and appear on the AHB bus. All addresses are flat-mapped, VA = MVA = PA, which incurs DCache cleaning and/or invalidating every time a context switch occurs.

The DCache stores the Physical Address Tag (PA Tag) from which every line was loaded and uses it when writing modified lines back to external memory. This means that the MMU is not involved in write-back operations.

Each line (8 words) in the DCache has two dirty bits, one for the first four words and the other one for the second four words. These bits, if set, mark the associated half-lines as dirty. If the cache line is replaced due to a linefill or a cache clean operation, the dirty bits are used to decide whether all, half or none is written back to memory.

DCache can be enabled or disabled by writing either 1 or 0 to bit C in register 1 of CP15 (see Tables 4-3 and 4-4 on page 4-5 in ARM926EJ-S TRM).

The DCache supports write-through and write-back cache operations, selected by memory region using the C and B bits in the MMU translation tables.

The DCache contains an eight data word entry, single address entry write-back buffer used to hold write-back data for cache line eviction or cleaning of dirty cache lines.



The Write Buffer can hold up to 16 words of data and four separate addresses. DCache and Write Buffer operations are closely connected as their configuration is set in each section by the page descriptor in the MMU translation table.

#### 8.7.2.2 Write Buffer

The ARM926EJ-S contains a write buffer that has a 16-word data buffer and a four- address buffer. The write buffer is used for all writes to a bufferable region, write-through region and write-back region. It also allows to avoid stalling the processor when writes to external memory are performed. When a store occurs, data is written to the write buffer at core speed (high speed). The write buffer then completes the store to external memory at bus speed (typically slower than the core speed). During this time, the ARM9EJ-S processor can preform other tasks.

DCache and Write Buffer support write-back and write-through memory regions, controlled by C and B bits in each section and page descriptor within the MMU translation tables.

#### 8.7.2.3 Write-though Operation

When a cache write hit occurs, the DCache line is updated. The updated data is then written to the write buffer which transfers it to external memory.

When a cache write miss occurs, a line, chosen by round robin or another algorithm, is stored in the write buffer which transfers it to external memory.

#### 8.7.2.4 Write-back Operation

When a cache write hit occurs, the cache line or half line is marked as dirty, meaning that its contents are not up-to-date with those in the external memory.

When a cache write miss occurs, a line, chosen by round robin or another algorithm, is stored in the write buffer which transfers it to external memory.



# 8.8 Tightly-Coupled Memory Interface

## 8.8.1 TCM Description

The ARM926EJ-S processor features a Tightly-coupled Memory (TCM) interface, which enables separate instruction and data TCMs (ITCM and DTCM) to be directly reached by the processor. TCMs are used to store real-time and performance critical code, they also provide a DMA support mechanism. Unlike AHB accesses to external memories, accesses to TCMs are fast and deterministic and do not incur bus penalties.

The user has the possibility to independently configure each TCM size with values within the following ranges, [0 Kbyte, 64 Kbytes] for ITCM size and [0 Kbyte, 64 Kbytes] for DTCM size.

TCMs can be configured by two means: HMATRIX TCM register and TCM region register (register 9) in CP15 and both steps should be performed. HMATRIX TCM register sets TCM size whereas TCM region register (register 9) in CP15 maps TCMs and enables them.

The data side of the ARM9EJ-S core is able to access the ITCM. This is necessary to enable code to be loaded into the ITCM, for SWI and emulated instruction handlers, and for accesses to PC-relative literal pools.

## 8.8.2 Enabling and Disabling TCMs

Prior to any enabling step, the user should configure the TCM sizes in HMATRIX TCM register. Then enabling TCMs is performed by using TCM region register (register 9) in CP15. The user should use the same sizes as those put in HMATRIX TCM register. For further details and programming tips, please refer to chapter 2.3 in ARM926EJ-S TRM.

## 8.8.3 TCM Mapping

The TCMs can be located anywhere in the memory map, with a single region available for ITCM and a separate region available for DTCM. The TCMs are physically addressed and can be placed anywhere in physical address space. However, the base address of a TCM must be aligned to its size, and the DTCM and ITCM regions must not overlap. TCM mapping is performed by using TCM region register (register 9) in CP15. The user should input the right mapping address for TCMs.



## 8.9 Bus Interface Unit

The ARM926EJ-S features a Bus Interface Unit (BIU) that arbitrates and schedules AHB requests. The BIU implements a multi-layer AHB, based on the AHB-Lite protocol, that enables parallel access paths between multiple AHB masters and slaves in a system. This is achieved by using a more complex interconnection matrix and gives the benefit of increased overall bus bandwidth, and a more flexible system architecture.

The multi-master bus architecture has a number of benefits:

- It allows the development of multi-master systems with an increased bus bandwidth and a flexible architecture.
- Each AHB layer becomes simple because it only has one master, so no arbitration or master-to-slave muxing is required. AHB layers, implementing AHB-Lite protocol, do not have to support request and grant, nor do they have to support retry and split transactions.
- The arbitration becomes effective when more than one master wants to access the same slave simultaneously.

## 8.9.1 Supported Transfers

The ARM926EJ-S processor performs all AHB accesses as single word, bursts of four words, or bursts of eight words. Any ARM9EJ-S core request that is not 1, 4, 8 words in size is split into packets of these sizes. Note that the Atmel bus is AHB-Lite protocol compliant, hence it does not support split and retry requests.

Table 8-7 gives an overview of the supported transfers and different kinds of transactions they are used for.

Table 8-7. Supported Transfers

HBurst[2:0]	Description	Operation	
		Single transfer of word, half word, or byte:	
		<ul> <li>Data write (NCNB, NCB, WT, or WB that has missed in DCache)</li> </ul>	
Single	Single transfer	Data read (NCNB or NCB)	
		NC instruction fetch (prefetched and non-prefetched)	
		Page table walk read	
Incr4	Four-word incrementing burst	Half-line cache write-back, Instruction prefetch, if enabled. Four-word burst NCNB, NCB, WT, or WB write.	
Incr8	Eight-word incrementing burst	Full-line cache write-back, eight-word burst NCNB, NCB, WT, or WB write.	
Wrap8	Eight-word wrapping burst	Cache linefill	

## 8.9.2 Thumb Instruction Fetches

All instructions fetches, regardless of the state of ARM9EJ-S core, are made as 32-bit accesses on the AHB. If the ARM9EJ-S is in Thumb state, then two instructions can be fetched at a time.

#### 8.9.3 Address Alignment

The ARM926EJ-S BIU performs address alignment checking and aligns AHB addresses to the necessary boundary. 16-bit accesses are aligned to halfword boundaries, and 32-bit accesses are aligned to word boundaries.



# 9. SAM9G46 Debug and Test

# 9.1 Description

The SAM9G46 features a number of complementary debug and test capabilities. A common JTAG/ICE (In-Circuit Emulator) port is used for standard debugging functions, such as downloading code and single-stepping through programs. The Debug Unit provides a two-pin UART that can be used to upload an application into internal SRAM. It manages the interrupt handling of the internal COMMTX and COMMRX signals that trace the activity of the Debug Communication Channel.

A set of dedicated debug and test input/output pins gives direct access to these capabilities from a PC-based test environment.


## 9.2 Embedded Characteristics

- ARM926 Real-time In-circuit Emulator
  - Two real-time Watchpoint Units
  - Two Independent Registers: Debug Control Register and Debug Status Register
  - Test Access Port Accessible through JTAG Protocol
  - Debug Communications Channel
- Debug Unit
  - Two-pin UART
  - Debug Communication Channel Interrupt Handling
  - Chip ID Register
- IEEE1149.1 JTAG Boundary-scan on All Digital Pins



# 9.3 Block Diagram

Figure 9-1. Debug and Test Block Diagram



TAP: Test Access Port




# 9.4 Application Examples

## 9.4.1 Debug Environment

Figure 9-2 shows a complete debug environment example. The ICE/JTAG interface is used for standard debugging functions, such as downloading code and single-stepping through the program. A software debugger running on a personal computer provides the user interface for configuring a Trace Port interface utilizing the ICE/JTAG interface.


Figure 9-2. Application Debug and Trace Environment Example



## 9.4.2 Test Environment

Figure 9-3 shows a test environment example. Test vectors are sent and interpreted by the tester. In this example, the "board in test" is designed using a number of JTAG-compliant devices. These devices can be connected to form a single scan chain.

Figure 9-3. Application Test Environment Example



# 9.5 Debug and Test Pin Description

Table 9-1. Debug and Test Pin List

Pin Name	Function	Туре	Active Level
	Rese	et/Test	
NRST	Microprocessor Reset	Input/Output	Low
TST	Test Mode Select	Input	High
	ICE ar	nd JTAG	
NTRST	Test Reset Signal	Input	Low
TCK	Test Clock	Input	
TDI	Test Data In	Input	
TDO	Test Data Out	Output	
TMS	Test Mode Select	Input	
RTCK	Returned Test Clock	Output	
JTAGSEL	JTAG Selection	Input	
	Debu	ıg Unit	
DRXD	Debug Receive Data	Input	
DTXD Debug Transmit Data		Output	



# 9.6 Functional Description

#### 9.6.1 Test Pin

One dedicated pin, TST, is used to define the device operating mode. The user must make sure that this pin is tied at low level to ensure normal operating conditions. Other values associated with this pin are reserved for manufacturing test.

#### 9.6.2 EmbeddedICE

The ARM9EJ-S EmbeddedICE-RT<sup>™</sup> is supported via the ICE/JTAG port. It is connected to a host computer via an ICE interface. Debug support is implemented using an ARM9EJ-S core embedded within the ARM926EJ-S. The internal state of the ARM926EJ-S is examined through an ICE/JTAG port which allows instructions to be serially inserted into the pipeline of the core without using the external data bus. Therefore, when in debug state, a store-multiple (STM) can be inserted into the instruction pipeline. This exports the contents of the ARM9EJ-S registers. This data can be serially shifted out without affecting the rest of the system.

There are two scan chains inside the ARM9EJ-S processor which support testing, debugging, and programming of the EmbeddedICE-RT. The scan chains are controlled by the ICE/JTAG port.

EmbeddedICE mode is selected when JTAGSEL is low. It is not possible to switch directly between ICE and JTAG operations. A chip reset must be performed after JTAGSEL is changed.

For further details on the EmbeddedICE-RT, see the ARM document:

ARM9EJ-S Technical Reference Manual (DDI 0222A).

#### 9.6.3 JTAG Signal Description

TMS is the Test Mode Select input which controls the transitions of the test interface state machine.

TDI is the Test Data Input line which supplies the data to the JTAG registers (Boundary Scan Register, Instruction Register, or other data registers).

TDO is the Test Data Output line which is used to serially output the data from the JTAG registers to the equipment controlling the test. It carries the sampled values from the boundary scan chain (or other JTAG registers) and propagates them to the next chip in the serial test circuit.

NTRST (optional in IEEE Standard 1149.1) is a Test-ReSeT input which is mandatory in ARM cores and used to reset the debug logic. On Atmel ARM926EJ-S-based cores, NTRST is a Power-on Reset output. It is asserted on power on. If necessary, the user can also reset the debug logic with the NTRST pin assertion during 2.5 MCK periods.

TCK is the Test Clock input which enables the test interface. TCK is pulsed by the equipment controlling the test and not by the tested device. It can be pulsed at any frequency. Note the maximum JTAG clock rate on ARM926EJ-S cores is 1/6th the clock of the CPU. This gives 5.45 kHz maximum initial JTAG clock rate for an ARM9E running from the 32.768 kHz slow clock.

RTCK is the Return Test Clock. Not an IEEE Standard 1149.1 signal added for a better clock handling by emulators. From some ICE Interface probes, this return signal can be used to synchronize the TCK clock and take not care about the given ratio between the ICE Interface clock and system clock equal to 1/6th. This signal is only available in JTAG ICE Mode and not in boundary scan mode.

#### 9.6.4 Debug Unit

The Debug Unit provides a two-pin (DXRD and TXRD) USART that can be used for several debug and trace purposes and offers an ideal means for in-situ programming solutions and debug monitor communication. Moreover, the association with two peripheral data controller channels permits packet handling of these tasks with processor time reduced to a minimum.



The Debug Unit also manages the interrupt handling of the COMMTX and COMMRX signals that come from the ICE and that trace the activity of the Debug Communication Channel. The Debug Unit allows blockage of access to the system through the ICE interface.

A specific register, the Debug Unit Chip ID Register, gives information about the product version and its internal configuration.

The SAM9G46 Debug Unit Chip ID value is 0x819B 05A2 and the extended ID is 0x00000004 on 32-bit width.

For further details on the Debug Unit, see Section 27. "Debug Unit (DBGU)".

## 9.6.5 IEEE 1149.1 JTAG Boundary Scan

IEEE 1149.1 JTAG Boundary Scan allows pin-level access independent of the device packaging technology.

IEEE 1149.1 JTAG Boundary Scan is enabled when JTAGSEL is high. The SAMPLE, EXTEST and BYPASS functions are implemented. In ICE debug mode, the ARM processor responds with a non-JTAG chip ID that identifies the processor to the ICE system. This is not IEEE 1149.1 JTAG-compliant.

It is not possible to switch directly between JTAG and ICE operations. A chip reset must be performed after JTAGSEL is changed.

A Boundary-scan Descriptor Language (BSDL) file is provided to set up test.



# 9.6.6 JID Code Register

Access: Read-only

31	30	29	28	27	26	25	24
	VER	SION			PART N	UMBER	
23	22	21	20	19	18	17	16
			PART N	UMBER			
15	14	13	12	11	10	9	8
	PART N	UMBER			MANUFACTUR	RER IDENTITY	
7	6	5	4	3	2	1	0
	MANUFACTURER IDENTITY						

# • VERSION[31:28]: Product Version Number

Set to 0x0.

# • PART NUMBER[27:12]: Product Part Number

Product part Number is 5B27

# • MANUFACTURER IDENTITY[11:1]

Set to 0x01F.

Bit[0] required by IEEE Std. 1149.1.

Set to 0x1.

JTAG ID Code value is 05B2\_703F.

# 10. Boot Strategies

The system always boots at address 0x0. To ensure maximum boot possibilities the memory layout can be changed with two parameters.

- REMAP allows the user to layout the internal SRAM bank to 0x0 to ease the development. This is done by software once the system has boot.
- BMS allows the user to layout to 0x0, when convenient, the ROM or an external memory. This is done by hardware at reset.

Note: All the memory blocks can always be seen at their specified base addresses that are not concerned by these parameters.

The SAM9G46 manages a boot memory that depends on the level on the BMS pin at reset. The internal memory area mapped between address 0x0 and 0x000F FFFF is reserved to this effect.

If BMS is detected at 0, the boot memory is the memory connected on the Chip Select 0 of the External Bus Interface.

- Boot on on-chip RC
- Boot with the default configuration for the Static Memory Controller, byte select mode, 16-bit data bus, Read/Write controlled by Chip Select, allows boot on 16-bit non-volatile memory.

To speed up the boot sequence, user programmed software should perform a complete configuration:

- Enable the 32768 Hz oscillator if best accuracy is needed
- Program the PMC (main oscillator enable or bypass mode)
- Program and Start the PLL
- Reprogram the SMC setup, cycle, hold, mode timings registers for EBI CS0 to adapt them to the new clock
- Switch the system clock to the new value

If BMS is detected at 1, the boot memory is the embedded ROM and the boot program described below is executed.

# 10.1 Boot Program

The Boot Program is contained in the embedded ROM. It is also called "ROM Code" or "First level bootloader". At power on, if the BMS pin is detected at 1, the boot memory is the embedded ROM and the boot program is executed.


The boot program consists of several steps. First, it performs device initialization. Then it attempts to boot from external non volatile memories (NVM). And finally, if no valid program is found in NVM, it executes a routine called "SAM-BA Monitor".



# 10.2 Flow Diagram

The boot program implements the algorithm shown in Figure 10-1.

Figure 10-1. Boot Program Algorithm Flow Diagram



## 10.3 Device Initialization

#### 10.3.1 Clock at Start Up

At boot start up, the processor clock (PCK) and the master clock (MCK) are found on the slow clock. The slow clock can be an external 32 kHz crystal oscillator or the internal RC oscillator. By default the slow clock is the internal RC oscillator. Its frequency is not precise and is between 20 kHz and 40 kHz. Its start up is much faster than an external 32 kHz quartz. If a battery supplies the backup power and if the external 32 kHz clock was previously started up and selected, the slow clock at boot is the external 32 kHz quartz oscillator. Refer to the Slow Clock Crystal Oscillator description in Section 24. "Clock Generator".

#### 10.3.2 Initialization Sequence

Initialization follows the steps described below:

- 1. Stack setup for ARM supervisor mode.
- 2. Main Oscillator Detection: (External crystal or external clock on XIN). The Main Oscillator is disabled at startup (MOSCEN = 0). First it is bypassed (OSCBYPASS set at 1). Then the MAINRDY bit is polled. Since this bit is raised, the Main Clock Frequency field is analyzed (MAINF). If the value is bigger than 16, an external clock connected on XIN is detected. If not, an external quartz connected between XIN and XOUT (whose frequency is unknown at this moment) is detected.
- 3. **Main Oscillator Enabling**: if an external clock is connected on XIN, the Main Oscillator does not need to be started. Otherwise, the OSCBYPASS bit is not set. The Main Oscillator is enabled (MOSCEN = 1) with the maximum start-up time and the MOSC bit is polled to wait for stabilization.
- 4. **Main Oscillator Selection**: the Master Clock source is switched from Slow Clock to the Main Oscillator without prescaler. The PMC Status Register is polled to wait for MCK Ready. PCK and MCK are now the Main Oscillator clock.
- 5. **C variable initialization**: non zero-initialized data are initialized in RAM (copy from ROM to RAM). Zero-initialized data are set to 0 in RAM.
- 6. **PLLA initialization**: PLLA is configured to allow communication on the USB link for the SAM-BA Monitor. Its configuration depends on the Main Oscillator source (external clock or crystal) and on its frequency.

Table 10-1. External Clock and Crystal Frequencies allowed for Boot Sequence (in MHz)

Description	4	12	28	Other
Boot on External Memories	Yes	Yes	Yes	No
SAM-BA Monitor through DBGU	Yes	Yes	Yes	No
SAM-BA Monitor through USB	No	Yes	No	No



# 10.4 NVM Boot

## 10.4.1 NVM Bootloader Program Description

Figure 10-2. NVM Bootloader Program Diagram





Figure 10-3. Remap Action after Download Completion



The NVM bootloader program initializes the NVM. It initializes the required PIO. It sets the right peripheral depending on the NVM and tries to access the memory. If the initialization fails, it restores the reset values for the PIO and peripherals and then the next NVM bootloader program is executed.

If the initialization is successful, the NVM bootloader program reads the beginning of the NVM and determines if the NVM contains valid code.

If the NVM does not contain valid code, the NVM bootloader program restores the reset value for the peripherals and then the next NVM bootloader program is executed.

If valid code is found, this code is loaded from NVM into internal SRAM and executed by branching at address 0x0000\_0000 after remap. This code may be the application code or a second-level bootloader. All the calls to functions are PC relative and do not use absolute addresses.



## 10.4.2 Valid Code Detection

There are two kinds of valid code detection. Depending on the NVM bootloader, either one or both of them is used.

#### 10.4.2.1 ARM Exception Vectors Check

The NVM bootloader program reads and analyzes the first 28 bytes corresponding to the first seven ARM exception vectors. Except for the sixth vector, these bytes must implement the ARM instructions for either branch or load PC with PC relative addressing.

Figure 10-4. LDR Opcode

31			28	27			24	23			20	19	16	15	12	11		0
1	1	1	0	0	1	Τ	Р	U	1	W	0	Rn			Rd		O set	

Figure 10-5. B Opcode

31			28	27			24	23	0
1	1	1	0	1	0	1	0	O set (24 bits)	


Unconditional instruction: 0xE for bits 31 to 28

Load PC with PC relative addressing instruction:

- Rn = Rd = PC = 0xF
- I==0 (12-bit immediate value)
- P==1 (pre-indexed)
- U offset added (U==1) or subtracted (U==0)
- W==1

The sixth vector, at offset 0x14, contains the size of the image to download. The user must replace this vector with his/her own vector. This information is described below.

Figure 10-6. Structure of the ARM Vector 6



The value has to be smaller than 60 Kbytes. 60 Kbytes is the maximum size for a valid code. This size is the internal SRAM size minus the stack size used by the ROM Code at the end of the internal SRAM.

## Example

An example of valid vectors follows:

00	ea000006	B0x20
04	eafffffe	B0x04
08	ea00002f	B_main
0c	eafffffe	B0x0c
10	eafffffe	B0x10
14	00001234	B0x14 <- Code size = 4660 bytes <
		60 Kbytes
18	eafffffe	B0x18

#### 10.4.2.2 boot.bin file check

The NVM bootloader program looks for a boot.bin file in the root directory of a FAT12/16/32 formatted NVM Flash.

## 10.4.3 NVM Bootloader Sequence

Device Setup Yes Copy from NAND Flash Boot NAND Flash Bootloader Run NAND Flash to SRAM No Yes Copy from SD Card Boot SD Card Bootloader Run SD Card to SRAM No Yes Copy from SPI Flash Boot SPI Flash Bootloader Run SPI Flash to SRAM No Yes Copy from TWI EEPROM Boot TWI EEPROM Bootloader Run ΓWI EEPROM to SRAM No SAM-BA Monitor

Figure 10-7. NVM Bootloader Sequence Diagram

#### 10.4.3.1 NAND Flash Boot

The NAND Flash bootloader program uses the EBI CS3. It uses both valid code detections. First it searches a boot.bin file. Then it analyzes the ARM exception vectors.

The first block must be guaranteed by the manufacturer. There is no ECC check.

After NAND Flash interface configuration, the Manufacturer ID is read. If it is different from 0xFF, the Device ID is read, else, the NAND Flash boot is aborted. The Boot program contains a list of SLC small block Device ID with their characteristics (size, bus width, voltage) (see Table 10-2). If the device ID is not found in this list, the NAND Flash device is considered as an SLC large block and its characteristics are obtained by reading the Extended Device ID byte 3.



## **Supported NAND Flash Devices**

The supported SLC small block NAND Flash devices that are described below in Table 10-2.

Table 10-2. Supported SLC Small Block NAND Flash

Device ID	Size (Mbytes)	Page Size (bytes)	Block Size (bytes)	Bus Width	Voltage (V)
0x6E	1	256	4096	8	5
0x64	2	256	4096	8	5
0x6B	4	512	8196	8	5
0xE8	1	256	4096	8	3.3
0xEC	1	256	4096	8	3.3
0xEA	2	256	4096	8	3.3
0xE3	4	512	8196	8	3.3
0xE5	4	512	8196	8	3.3
0xD6	8	512	8196	8	3.3
0xE6	8	512	8196	8	3.3
0x33	16	512	16384	8	1.8
0x73	16	512	16384	8	3.3
0x43	16	512	16384	16	1.8
0x53	16	512	16384	16	3.3
0x45	32	512	16384	16	1.8
0x55	32	512	16384	16	3.3
0x36	64	512	16384	8	1.8
0x76	64	512	16384	8	3.3
0x46	64	512	16384	16	1.8
0x56	64	512	16384	16	3.3
0x78	128	512	16384	8	1.8
0x79	128	512	16384	8	3.3
0x72	128	512	16384	16	1.8
0x74	128	512	16384	16	3.3

The NAND Flash boot also supports all the SLC large block NAND Flash devices.

## 10.4.3.2 SD Card Boot

The SD Card bootloader uses MCI0. It uses only one valid code detection. It searches a boot.bin file.

## **Supported SD Card devices**

SD Card Boot supports all SD Card memories compliant with SD Memory Card Specification V2.0. This includes SDHC cards.

## 10.4.3.3 SPI Flash Boot

Two kinds of SPI Flash are supported: SPI Serial Flash and SPI DataFlash.

The SPI Flash bootloader tries to boot on SPI0 Chip Select 0, first looking for SPI Serial flash, and then for SPI DataFlash.



It uses only one valid code detection: analysis of ARM exception vectors.

The SPI Flash read is done using the Continuous Read command from address 0x0. This command is 0xE8 for DataFlash and 0x0B for Serial Flash devices.

## **Supported DataFlash Devices**

The SPI Flash Boot program supports the DataFlash devices listed in Table 10-3.

Table 10-3. DataFlash Device

Device	Density	Page Size (bytes)	Number of Pages
AT45DB011	1 Mbit	264	512
AT45DB021	2 Mbits	264	1024
AT45DB041	4 Mbits	264	2048
AT45DB081	8 Mbits	264	4096
AT45DB161	16 Mbits	528	4096
AT45DB321	32 Mbits	528	8192
AT45DB642	64 Mbits	1056	8192

#### **Supported Serial Flash Devices**

The SPI Flash Boot program supports all Serial Flash devices.

#### 10.4.3.4 TWI EEPROM Boot

The TWI EEPROM Bootloader uses the TWI0. It uses only one valid code detection. It analyzes the ARM exception vectors.

#### **Supported TWI EEPROM Devices**

TWI EEPROM Boot supports all I<sup>2</sup>C-compatible TWI EEPROM memories using 7 bits device address 0x50.

## 10.4.4 Hardware and Software Constraints

The NVM drivers use several PIOs in peripheral mode to communicate with devices. Care must be taken when these PIOs are used by the application. The devices connected could be unintentionally driven at boot time, and electrical conflicts between output pins used by the NVM drivers and the connected devices may occur.

To assure correct functionality, it is recommended to plug in critical devices to other pins not used by NVM.

Table 10-4 on page 68 contains a list of pins that are driven during the boot program execution. These pins are driven during the boot sequence for a period of less than 1 second if no correct boot program is found.

Before performing the jump to the application in internal SRAM, all the PIOs and peripherals used in the boot program are set to their reset state.



Table 10-4. PIO Driven during Boot Program Execution

NVM Bootloader	Peripheral	Pin	PIO Line
	EBI CS3 SMC	NANDCS	PIOC14
NAND	EBI CS3 SMC	NAND ALE	A21
NAND	EBI CS3 SMC	NAND CLE	A22
	EBI CS3 SMC	Cmd/Addr/Data	D[16:0]
	MCI0	MCI0_CK	PIOA0
	MCI0	MCI0_CD	PIOA1
SD Card	MCI0	MCI0_D0	PIOA2
SD Card	MCI0	MCI0_D1	PIOA3
	MCI0	MCI0_D2	PIOA4
	MCI0	MCI0_D3	PIOA5
	SPI0	MOSI	PIOB1
CDI Floor	SPI0	MISO	PIOB0
SPI Flash	SPI0	SPCK	PIOB2
	SPI0	NPCS0	PIOB3
TWIO FEDDOM	TWI0	TWD0	PIOA20
TWI0 EEPROM	TWI0	TWCK0	PIOA21
SAM-BA Monitor	DBGU	DRXD	PIOB12
SAIVI-DA IVIUTILUI	DBGU	DTXD	PIOB13


## 10.5 SAM-BA Monitor

If no valid code has been found in NVM during the NVM bootloader sequence, the SAM-BA Monitor program is launched.

The SAM-BA Monitor principle is to:

- Initialize DBGU and USB
- Check if USB Device enumeration has occurred.
- Check if characters have been received on the DBGU.
- Once the communication interface is identified, the application runs in an infinite loop waiting for different commands as listed in Table 10-5 on page 70.

Figure 10-8. SAM-BA Monitor Diagram





#### 10.5.1 Command List

Table 10-5. Commands Available through the SAM-BA Monitor

Command	Action	Argument(s)	Example
N	Set normal mode	No argument	N#
Т	Set terminal mode	No argument	Т#
0	Write a byte	Address, Value#	<b>O</b> 200001,CA#
o	Read a byte	Address,#	<b>o</b> 200001,#
Н	Write a half word	Address, Value#	<b>H</b> 200002,CAFE#
h	Read a half word	Address,#	h200002,#
w	Write a word	Address, Value#	<b>W</b> 200000,CAFEDECA#
w	Read a word	Address,#	<b>w</b> 200000,#
S	Send a file	Address,#	<b>S</b> 200000,#
R	Receive a file	Address, NbOfBytes#	R200000,1234#
G	Go	Address#	<b>G</b> 200200#
V	Display version	No argument	V#

- Mode commands:
  - Normal mode configures SAM-BA Monitor to send / receive data in binary format,
  - Terminal mode configures SAM-BA Monitor to send / receive data in ascii format.
- Write commands: Writes a byte (O), a halfword (H) or a word (W) to the target.
  - Address: Address in hexadecimal.
  - Value: Byte, halfword or word to write in hexadecimal.
  - Output: '>'.
- Read commands: Reads a byte (o), a halfword (h) or a word (w) from the target.
  - Address: Address in hexadecimal
  - Output. The byte, halfword or word read in hexadecimal following by '>'
- Send a file (S): Sends a file to a specified address
  - Address: Address in hexadecimal
  - Output: '>'.

Note: There is a time-out on this command which is reached when the prompt '>' appears before the end of the command execution.

- Receive a file (R): Receives data into a file from a specified address
  - Address: Address in hexadecimal
  - NbOfBytes: Number of bytes in hexadecimal to receive
  - Output: '>'
- Go (G): Jumps to a specified address and execute the code
  - Address: Address to jump in hexadecimal
  - Output: '>'once returned from the program execution. If the executed program does not handle the link register at its entry and does not return, the prompt will not be displayed.
- Get Version (V): Returns the Boot Program version
  - Output: version, date and time of ROM code followed by the prompt: '>'.



## 10.5.2 DBGU Serial Port

Communication is performed through the DBGU serial port initialized to 115200 Baud, 8 bits of data, no parity, 1 stop bit.

#### 10.5.2.1 Supported External Crystal/External Clocks

The SAM-BA Monitor supports a frequency of 12 MHz to allow DBGU communication for both external crystal and external clock.

#### 10.5.2.2 Xmodem Protocol

The Send and Receive File commands use the Xmodem protocol to communicate. Any terminal performing this protocol can be used to send the application file to the target. The size of the binary file to send depends on the SRAM size embedded in the product. In all cases, the size of the binary file must be lower than the SRAM size because the Xmodem protocol requires some SRAM memory in order to work.

The Xmodem protocol supported is the 128-byte length block. This protocol uses a two-character CRC-16 to guarantee detection of a maximum bit error.


Xmodem protocol with CRC is accurate provided both sender and receiver report successful transmission. Each block of the transfer looks like:

<SOH><blk #><255-blk #><--128 data bytes--><checksum> in which:

- <SOH> = 01 hex
- <blk #> = binary number, starts at 01, increments by 1, and wraps 0FFH to 00H (not to 01)
- <255-blk #> = 1's complement of the blk#.
- <checksum> = 2 bytes CRC16

Figure 10-9 shows a transmission using this protocol.

Figure 10-9. Xmodem Transfer Example





## 10.5.3 USB Device Port

#### 10.5.3.1 Supported External Crystal / External Clocks

The only frequency supported by SAM-BA Monitor to allow USB communication is a 12 MHz crystal or external clock.

#### 10.5.3.2 USB Class

The device uses the USB communication device class (CDC) drivers to take advantage of the installed PC RS-232 software to talk over the USB. The CDC class is implemented in all releases of Windows<sup>®</sup>, beginning with Windows 98SE<sup>®</sup>. The CDC document, available at <a href="https://www.usb.org">www.usb.org</a>, describes how to implement devices such as ISDN modems and virtual COM ports.

The Vendor ID is Atmel's vendor ID 0x03EB. The product ID is 0x6124. These references are used by the host operating system to mount the correct driver. On Windows systems, the INF files contain the correspondence between vendor ID and product ID.

#### 10.5.3.3 Enumeration Process

The USB protocol is a master/slave protocol. The host starts the enumeration, sending requests to the device through the control endpoint. The device handles standard requests as defined in the USB Specification.

Table 10-6. Handled Standard Requests

Request	Definition
GET_DESCRIPTOR Returns the current device configuration value.	
SET_ADDRESS	Sets the device address for all future device access.
SET_CONFIGURATION	Sets the device configuration.
GET_CONFIGURATION	Returns the current device configuration value.
GET_STATUS	Returns status for the specified recipient.
SET_FEATURE	Used to set or enable a specific feature.
CLEAR_FEATURE	Used to clear or disable a specific feature.

The device also handles some class requests defined in the CDC class.

Table 10-7. Handled Class Requests

Request	Definition
SET_LINE_CODING	Configures DTE rate, stop bits, parity and number of character bits.
GET_LINE_CODING	Requests current DTE rate, stop bits, parity and number of character bits.
SET_CONTROL_LINE_STATE	RS-232 signal used to tell the DCE device the DTE device is now present.

Unhandled requests are STALLed.

## 10.5.3.4 Communication Endpoints

There are two communication endpoints and endpoint 0 is used for the enumeration process. Endpoint 1 is a 64-byte Bulk OUT endpoint and endpoint 2 is a 64-byte Bulk IN endpoint. SAM-BA Boot commands are sent by the host through endpoint 1. If required, the message is split by the host into several data payloads by the host driver.

If the command requires a response, the host can send IN transactions to pick up the response.



# 11. Reset Controller (RSTC)

## 11.1 Description

The Reset Controller (RSTC), based on power-on reset cells, handles all the resets of the system without any external components. It reports which reset occurred last.

The Reset Controller also drives independently or simultaneously the external reset and the peripheral and processor resets.

### 11.2 Embedded Characteristics

The Reset Controller is based on two Power-on Reset cells, one on VDDBU and one on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset (VDDBU rising), a wake-up reset (VDDCORE rising), a software reset, a user reset or a watchdog reset.


The Reset Controller controls the internal resets of the system and the NRST pin. The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region. There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length.

The NRST pin integrates a permanent pull-up resistor to VDDIOP0 of about 100 k $\Omega$ . NRST is an open drain output.

The configuration of the Reset Controller is saved as supplied on VDDBU.

# 11.3 Block Diagram

Figure 11-1. Reset Controller Block Diagram





# 11.4 Functional Description

#### 11.4.1 Reset Controller Overview

The Reset Controller is made up of an NRST Manager, a Startup Counter and a Reset State Manager. It runs at Slow Clock and generates the following reset signals:

- proc\_nreset: Processor reset line. It also resets the Watchdog Timer.
- backup\_nreset: Affects all the peripherals powered by VDDBU.
- periph\_nreset: Affects the whole set of embedded peripherals.
- nrst\_out: Drives the NRST pin.

These reset signals are asserted by the Reset Controller, either on external events or on software action. The Reset State Manager controls the generation of reset signals and provides a signal to the NRST Manager when an assertion of the NRST pin is required.

The NRST Manager shapes the NRST assertion during a programmable time, thus controlling external device resets


The startup counter waits for the complete crystal oscillator startup. The wait delay is given by the crystal oscillator startup time maximum value that can be found in the section Crystal Oscillator Characteristics in the Electrical Characteristics section of the product datasheet.

The Reset Controller Mode Register (RSTC\_MR), allowing the configuration of the Reset Controller, is powered with VDDBU, so that its configuration is saved as long as VDDBU is on.

## 11.4.2 NRST Manager

The NRST Manager samples the NRST input pin and drives this pin low when required by the Reset State Manager. Figure 11-2 shows the block diagram of the NRST Manager.

Figure 11-2. NRST Manager



### 11.4.2.1 NRST Signal or Interrupt

The NRST Manager samples the NRST pin at Slow Clock speed. When the line is detected low, a User Reset is reported to the Reset State Manager.

However, the NRST Manager can be programmed to not trigger a reset when an assertion of NRST occurs. Writing the bit URSTEN at 0 in RSTC\_MR disables the User Reset trigger.

The level of the pin NRST can be read at any time in the bit NRSTL (NRST level) in RSTC\_SR. As soon as the pin NRST is asserted, the bit URSTS in RSTC\_SR is set. This bit clears only when RSTC\_SR is read.

The Reset Controller can also be programmed to generate an interrupt instead of generating a reset. To do so, the bit URSTIEN in RSTC MR must be written at 1.



#### 11.4.2.2 NRST External Reset Control

The Reset State Manager asserts the signal ext\_nreset to assert the NRST pin. When this occurs, the "nrst\_out" signal is driven low by the NRST Manager for a time programmed by the field ERSTL in RSTC\_MR. This assertion duration, named EXTERNAL\_RESET\_LENGTH, lasts 2<sup>(ERSTL+1)</sup> Slow Clock cycles. This gives the approximate duration of an assertion between 60 µs and 2 seconds. Note that ERSTL at 0 defines a two-cycle duration for the NRST pulse.


This feature allows the Reset Controller to shape the NRST pin level, and thus to guarantee that the NRST line is driven low for a time compliant with potential external devices connected on the system reset.

As the field is within RSTC\_MR, which is backed up, this field can be used to shape the system power-up reset for devices requiring a longer startup time than the Slow Clock Oscillator.

## 11.4.3 BMS Sampling

The product matrix manages a boot memory that depends on the level on the BMS pin at reset. The BMS signal is sampled three slow clock cycles after the Core Power-On Reset output rising edge.

Figure 11-3. BMS Sampling



### 11.4.4 Reset States

The Reset State Manager handles the different reset sources and generates the internal reset signals. It reports the reset status in the field RSTTYP of the Status Register (RSTC\_SR). The update of the field RSTTYP is performed when the processor reset is released.



### 11.4.4.1 General Reset

A general reset occurs when VDDBU and VDDCORE are powered on. The backup supply POR cell output rises and is filtered with a Startup Counter, which operates at Slow Clock. The purpose of this counter is to make sure the Slow Clock oscillator is stable before starting up the device. The length of startup time is hardcoded to comply with the Slow Clock Oscillator startup time.

After this time, the processor clock is released at Slow Clock and all the other signals remain valid for three cycles for proper processor and logic reset. Then, all the reset signals are released and the field RSTTYP in RSTC\_SR reports a General Reset. As the RSTC\_MR is reset, the NRST line rises 2 cycles after the backup\_nreset, as ERSTL defaults at value 0x0.


When VDDBU is detected low by the Backup Supply POR Cell, all resets signals are immediately asserted, even if the Main Supply POR Cell does not report a Main Supply shutdown.

VDDBU only activates the backup\_nreset signal.

The backup\_nreset must be released so that any other reset can be generated by VDDCORE (Main Supply POR output).

Figure 11-4 shows how the General Reset affects the reset signals.

Figure 11-4. General Reset State



## 11.4.4.2 Wake-up Reset


The Wake-up Reset occurs when the Main Supply is down. When the Main Supply POR output is active, all the reset signals are asserted except backup\_nreset. When the Main Supply powers up, the POR output is resynchronized on Slow Clock. The processor clock is then re-enabled during three Slow Clock cycles, depending on the requirements of the ARM processor.

At the end of this delay, the processor and other reset signals rise. The field RSTTYP in RSTC\_SR is updated to report a Wake-up Reset.

The "nrst\_out" remains asserted for EXTERNAL\_RESET\_LENGTH cycles. As RSTC\_MR is backed up, the programmed number of cycles is applicable.

When the Main Supply is detected falling, the reset signals are immediately asserted. This transition is synchronous with the output of the Main Supply POR.

Figure 11-5. Wake-up State





### 11.4.4.3 User Reset

The User Reset is entered when a low level is detected on the NRST pin and the bit URSTEN in RSTC\_MR is at 1. The NRST input signal is resynchronized with SLCK to insure proper behavior of the system.


The User Reset is entered as soon as a low level is detected on NRST. The Processor Reset and the Peripheral Reset are asserted.

The User Reset is left when NRST rises, after a two-cycle resynchronization time and a three-cycle processor startup. The processor clock is re-enabled as soon as NRST is confirmed high.

When the processor reset signal is released, the RSTTYP field of the Status Register (RSTC\_SR) is loaded with the value 0x4, indicating a User Reset.

The NRST Manager guarantees that the NRST line is asserted for EXTERNAL\_RESET\_LENGTH Slow Clock cycles, as programmed in the field ERSTL. However, if NRST does not rise after EXTERNAL\_RESET\_LENGTH because it is driven low externally, the internal reset lines remain asserted until NRST actually rises.

Figure 11-6. User Reset State



## 11.4.4.4 Software Reset

The Reset Controller offers several commands used to assert the different reset signals. These commands are performed by writing the Control Register (RSTC\_CR) with the following bits at 1:

- PROCRST: Writing PROCRST at 1 resets the processor and the watchdog timer.
- PERRST: Writing PERRST at 1 resets all the embedded peripherals, including the memory system, and, in particular, the Remap Command. The Peripheral Reset is generally used for debug purposes.
   Except for Debug purposes, PERRST must always be used in conjunction with PROCRST (PERRST and PROCRST set both at 1 simultaneously.)
- EXTRST: Writing EXTRST at 1 asserts low the NRST pin during a time defined by the field ERSTL in the Mode Register (RSTC\_MR).

The software reset is entered if at least one of these bits is set by the software. All these commands can be performed independently or simultaneously. The software reset lasts three Slow Clock cycles.


The internal reset signals are asserted as soon as the register write is performed. This is detected on the Master Clock (MCK). They are released when the software reset is left, i.e., synchronously to SLCK.

If EXTRST is set, the nrst\_out signal is asserted depending on the programming of the field ERSTL. However, the resulting falling edge on NRST does not lead to a User Reset.

If and only if the PROCRST bit is set, the Reset Controller reports the software status in the field RSTTYP of the Status Register (RSTC\_SR). Other Software Resets are not reported in RSTTYP.

As soon as a software operation is detected, the bit SRCMP (Software Reset Command in Progress) is set in the Status Register (RSTC\_SR). It is cleared as soon as the software reset is left. No other software reset can be performed while the SRCMP bit is set, and writing any value in RSTC\_CR has no effect.

Figure 11-7. Software Reset





### 11.4.4.5 Watchdog Reset

The Watchdog Reset is entered when a watchdog fault occurs. This state lasts three Slow Clock cycles.


When in Watchdog Reset, assertion of the reset signals depends on the WDRPROC bit in WDT\_MR:

- If WDRPROC is 0, the Processor Reset and the Peripheral Reset are asserted. The NRST line is also asserted, depending on the programming of the field ERSTL. However, the resulting low level on NRST does not result in a User Reset state.
- If WDRPROC = 1, only the processor reset is asserted.

The Watchdog Timer is reset by the proc\_nreset signal. As the watchdog fault always causes a processor reset if WDRSTEN is set, the Watchdog Timer is always reset after a Watchdog Reset, and the Watchdog is enabled by default and with a period set to a maximum.

When the WDRSTEN in WDT\_MR bit is reset, the watchdog fault has no impact on the reset controller.

Figure 11-8. Watchdog Reset



## 11.4.5 Reset State Priorities

The Reset State Manager manages the following priorities between the different reset sources, given in descending order:

- Backup Reset
- Wake-up Reset
- Watchdog Reset
- Software Reset
- User Reset

### Particular cases are listed below:

- When in User Reset:
  - A watchdog event is impossible because the Watchdog Timer is being reset by the proc\_nreset signal.
  - A software reset is impossible, since the processor reset is being activated.
- When in Software Reset:
  - A watchdog event has priority over the current state.
  - The NRST has no effect.
- When in Watchdog Reset:
  - The processor reset is active and so a Software Reset cannot be programmed.
  - A User Reset cannot be entered.




## 11.4.6 Reset Controller Status Register

The Reset Controller status register (RSTC\_SR) provides several status fields:

- RSTTYP field: This field gives the type of the last reset, as explained in previous sections.
- SRCMP bit: This field indicates that a Software Reset Command is in progress and that no further software
  reset should be performed until the end of the current one. This bit is automatically cleared at the end of the
  current software reset.
- NRSTL bit: The NRSTL bit of the Status Register gives the level of the NRST pin sampled on each MCK rising edge.
- URSTS bit: A high-to-low transition of the NRST pin sets the URSTS bit of the RSTC\_SR. This transition is also detected on the Master Clock (MCK) rising edge (see Figure 11-9). If the User Reset is disabled (URSTEN = 0) and if the interruption is enabled by the URSTIEN bit in the RSTC\_MR, the URSTS bit triggers an interrupt. Reading the RSTC\_SR status register resets the URSTS bit and clears the interrupt.

Figure 11-9. Reset Controller Status and Interrupt



# 11.5 Reset Controller (RSTC) User Interface

Table 11-1. Register Mapping

Offset	Register	Name	Access	Reset	Backup Reset
0x00	Control Register	RSTC_CR	Write-only	-	_
0x04	Status Register	RSTC_SR	Read-only	0x0000_0001	0x0000_0000
0x08	Mode Register	RSTC_MR	Read/Write	-	0x0000_0001

Note: 1. The reset value of RSTC\_SR either reports a General Reset or a Wake-up Reset depending on last rising power supply.



# 11.5.1 Reset Controller Control Register

Name: RSTC\_CR
Address: 0xFFFFD00
Access: Write-only

A00033.	vviite offig								
31	30	29	28	27	26	25	24		
	KEY								
23	22	21	20	19	18	17	16		
_	_	_	_	-	_	-	_		
15	14	13	12	11	10	9	8		
-	-	_	-	ı	1		-		
7	6	5	4	3	2	1	0		
_	_	_	_	EXTRST	PERRST	-	PROCRST		

#### • PROCRST: Processor Reset

0: No effect.

1: If KEY is correct, resets the processor.

## • PERRST: Peripheral Reset

0: No effect.

1: If KEY is correct, resets the peripherals.

### • EXTRST: External Reset

0: No effect.

1: If KEY is correct, asserts the NRST pin.

## KEY: Password

Should be written at value 0xA5. Writing any other value in this field aborts the write operation.

# 11.5.2 Reset Controller Status Register

Name: RSTC\_SR
Address: 0xFFFFD04

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	SRCMP	NRSTL
15	14	13	12	11	10	9	8
_	_	_	-	-		RSTTYP	
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	URSTS

#### · URSTS: User Reset Status

0: No high-to-low edge on NRST happened since the last read of RSTC\_SR.

1: At least one high-to-low transition of NRST has been detected since the last read of RSTC\_SR.

## • RSTTYP: Reset Type

Reports the cause of the last processor reset. Reading this RSTC\_SR does not reset this field.

	RSTTYP Reset Type Con		Reset Type	Comments
0	0	0	General Reset	Both VDDCORE and VDDBU rising
0	0	1	Wake Up Reset	VDDCORE rising
0	1	0	Watchdog Reset	Watchdog fault occurred
0	1	1	Software Reset	Processor reset required by the software
1	0	0	User Reset	NRST pin detected low

### • NRSTL: NRST Pin Level

Registers the NRST Pin Level at Master Clock (MCK).

## • SRCMP: Software Reset Command in Progress

0: No software command is being performed by the reset controller. The reset controller is ready for a software command.

1: A software reset command is being performed by the reset controller. The reset controller is busy.



# 11.5.3 Reset Controller Mode Register

Name: RSTC\_MR
Address: 0xFFFFD08
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
	KEY						
23	22	21	20	19	18	17	16
_	_	_	_	ı	_	ı	-
15	14	13	12	11	10	9	8
_	_	_	_		ERS	STL	
7	6	5	4	3	2	1	0
_	_		URSTIEN	_	_	_	URSTEN
	·		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·

### • URSTEN: User Reset Enable

0: The detection of a low level on the pin NRST does not generate a User Reset.

1: The detection of a low level on the pin NRST triggers a User Reset.

## • URSTIEN: User Reset Interrupt Enable

0: USRTS bit in RSTC\_SR at 1 has no effect on rstc\_irq.

1: USRTS bit in RSTC\_SR at 1 asserts rstc\_irq if URSTEN = 0.

## • ERSTL: External Reset Length

This field defines the external reset length. The external reset is asserted during a time of  $2^{(ERSTL+1)}$  Slow Clock cycles. This allows assertion duration to be programmed between 60 µs and 2 seconds.

### . KEY: Password

Should be written at value 0xA5. Writing any other value in this field aborts the write operation.

# 12. Real-time Timer (RTT)

## 12.1 Description


The Real-time Timer (RTT) is built around a 32-bit counter and used to count elapsed seconds. It generates a periodic interrupt and/or triggers an alarm on a programmed value.

## 12.2 Embedded Characteristics

- Real-time Timer, allowing backup of time with different accuracies
  - 32-bit Free-running back-up Counter
  - Integrates a 16-bit programmable prescaler running on slow clock
  - Alarm Register capable to generate a wake-up of the system through the Shutdown Controller

# 12.3 Block Diagram

Figure 12-1. Real-time Timer



# 12.4 Functional Description

The Real-time Timer is used to count elapsed seconds. It is built around a 32-bit counter fed by Slow Clock divided by a programmable 16-bit value. The value can be programmed in the field RTPRES of the Real-time Mode Register (RTT\_MR).

Programming RTPRES at 0x00008000 corresponds to feeding the real-time counter with a 1 Hz signal (if the Slow Clock is 32.768 kHz). The 32-bit counter can count up to 2<sup>32</sup> seconds, corresponding to more than 136 years, then roll over to 0.



The Real-time Timer can also be used as a free-running timer with a lower time-base. The best accuracy is achieved by writing RTPRES to 3. Programming RTPRES to 1 or 2 is possible, but may result in losing status events because the status register is cleared two Slow Clock cycles after read. Thus if the RTT is configured to trigger an interrupt, the interrupt occurs during 2 Slow Clock cycles after reading RTT\_SR. To prevent several executions of the interrupt handler, the interrupt must be disabled in the interrupt handler and re-enabled when the status register is clear.

The Real-time Timer value (CRTV) can be read at any time in the register RTT\_VR (Real-time Value Register). As this value can be updated asynchronously from the Master Clock, it is advisable to read this register twice at the same value to improve accuracy of the returned value.

The current value of the counter is compared with the value written in the alarm register RTT\_AR (Real-time Alarm Register). If the counter value matches the alarm, the bit ALMS in RTT\_SR is set. The alarm register is set to its maximum value, corresponding to 0xFFFF\_FFFF, after a reset.


The bit RTTINC in RTT\_SR is set each time the Real-time Timer counter is incremented. This bit can be used to start a periodic interrupt, the period being one second when the RTPRES is programmed with 0x8000 and Slow Clock equal to 32.768 Hz.


Reading the RTT\_SR status register resets the RTTINC and ALMS fields.

Writing the bit RTTRST in RTT\_MR immediately reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

Note: Because of the asynchronism between the Slow Clock (SCLK) and the System Clock (MCK):

- 1) The restart of the counter and the reset of the RTT\_VR current value register is effective only 2 slow clock cycles after the write of the RTTRST bit in the RTT\_MR.
- 2) The status register flags reset is taken into account only 2 slow clock cycles after the read of the RTT\_SR (Status Register).





# 12.5 Real-time Timer (RTT) User Interface

Table 12-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Mode Register	RTT_MR	Read/Write	0x0000_8000
0x04	Alarm Register	RTT_AR	Read/Write	0xFFFF_FFFF
0x08	Value Register	RTT_VR	Read-only	0x0000_0000
0x0C	Status Register	RTT_SR	Read-only	0x0000_0000



# 12.5.1 Real-time Timer Mode Register

Name: RTT\_MR
Address: 0xFFFFD20
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	RTTRST	RTTINCIEN	ALMIEN
15	14	13	12	11	10	9	8
			RTP	RES			
7	6	5	4	3	2	1	0
			RTP	RES			

### • RTPRES: Real-time Timer Prescaler Value

Defines the number of SLCK periods required to increment the Real-time timer. RTPRES is defined as follows:

RTPRES = 0: The prescaler period is equal to  $2^{16}$ .

RTPRES  $\neq$  0: The prescaler period is equal to RTPRES.

### • ALMIEN: Alarm Interrupt Enable

0: The bit ALMS in RTT\_SR has no effect on interrupt.

1: The bit ALMS in RTT\_SR asserts interrupt.

## • RTTINCIEN: Real-time Timer Increment Interrupt Enable

0: The bit RTTINC in RTT\_SR has no effect on interrupt.

1: The bit RTTINC in RTT\_SR asserts interrupt.

## • RTTRST: Real-time Timer Restart

1: Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.



# 12.5.2 Real-time Timer Alarm Register

Name: RTT\_AR
Address: 0xFFFFD24
Access: Read/Write

31	30	29	28	27	26	25	24			
	ALMV									
23	22	21	20	19	18	17	16			
	ALMV									
15	14	13	12	11	10	9	8			
			AL	MV						
7	6	5	4	3	2	1	0			
			AL	MV						

## • ALMV: Alarm Value

Defines the alarm value (ALMV+1) compared with the Real-time Timer.



# 12.5.3 Real-time Timer Value Register

Name: RTT\_VR

Address: 0xFFFFD28

Access: Read-only

31	30	29	28	27	26	25	24		
	CRTV								
23	22	21	20	19	18	17	16		
	CRTV								
15	14	13	12	11	10	9	8		
			CR	RTV					
7	6	5	4	3	2	1	0		
			CR	RTV					

## • CRTV: Current Real-time Value

Returns the current value of the Real-time Timer.

# 12.5.4 Real-time Timer Status Register

Name: RTT\_SR

Address: 0xFFFFFD2C

Access: Read-only

Access.	read only						
31	30	29	28	27	26	25	24
_	_	_	-	-	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	-	-	-	RTTINC	ALMS

## • ALMS: Real-time Alarm Status

0: The Real-time Alarm has not occurred since the last read of RTT\_SR.

1: The Real-time Alarm occurred since the last read of RTT\_SR.

### • RTTINC: Real-time Timer Increment

0: The Real-time Timer has not been incremented since the last read of the RTT\_SR.

1: The Real-time Timer has been incremented since the last read of the RTT\_SR.



# 13. Real-time Clock (RTC)

## 13.1 Description

The Real-time Clock (RTC) peripheral is designed for very low power consumption.

It combines a complete time-of-day clock with alarm and a two-hundred-year Gregorian calendar, complemented by a programmable periodic interrupt. The alarm and calendar registers are accessed by a 32-bit data bus.

The time and calendar values are coded in binary-coded decimal (BCD) format. The time format can be 24-hour mode or 12-hour mode with an AM/PM indicator.


Updating time and calendar fields and configuring the alarm fields are performed by a parallel capture on the 32-bit data bus. An entry control is performed to avoid loading registers with incompatible BCD format data or with an incompatible date according to the current month/year/century.

## 13.2 Embedded Characteristics

- Low power consumption
- Full asynchronous design
- Two hundred year calendar
- Programmable Periodic Interrupt
- Alarm and update parallel load

## 13.3 Block Diagram

Figure 13-1. RTC Block Diagram



# 13.4 Product Dependencies

## 13.4.1 Power Management

The Real-time Clock is continuously clocked at 32768 Hz. The Power Management Controller has no effect on RTC behavior.

### 13.4.2 Interrupt

The RTC Interrupt is connected to interrupt source 1 (IRQ1) of the advanced interrupt controller. This interrupt line is due to the OR-wiring of the system peripheral interrupt lines (System Timer, Real-time Clock, Power Management Controller, Memory Controller, etc.). When a system interrupt occurs, the service routine must first determine the cause of the interrupt. This is done by reading the status registers of the above system peripherals successively.

# 13.5 Functional Description

The RTC provides a full binary-coded decimal (BCD) clock that includes century (19/20), year (with leap years), month, date, day, hours, minutes and seconds.

The valid year range is 1900 to 2099, a two-hundred-year Gregorian calendar achieving full Y2K compliance.

The RTC can operate in 24-hour mode or in 12-hour mode with an AM/PM indicator.

Corrections for leap years are included (all years divisible by 4 being leap years, including year 2000). This is correct up to the year 2099.

After a general reset (a backup reset), the calendar is initialized to Thursday, January 1, 1998.

#### 13.5.1 Reference Clock

The reference clock is Slow Clock (SLCK). It can be driven internally or by an external 32.768 kHz crystal.

During low power modes of the processor (idle mode), the oscillator runs and power consumption is critical. The crystal selection has to take into account the current consumption for power saving and the frequency drift due to temperature effect on the circuit for time accuracy.

### 13.5.2 **Timing**

The RTC is updated in real time at one-second intervals in normal mode for the counters of seconds, at one-minute intervals for the counter of minutes and so on.

Due to the asynchronous operation of the RTC with respect to the rest of the chip, to be certain that the value read in the RTC registers (century, year, month, date, day, hours, minutes, seconds) are valid and stable, it is necessary to read these registers twice. If the data is the same both times, then it is valid. Therefore, a minimum of two and a maximum of three accesses are required.

### 13.5.3 Alarm

The RTC has five programmable fields: month, date, hours, minutes and seconds.

Each of these fields can be enabled or disabled to match the alarm condition:

- If all the fields are enabled, an alarm flag is generated (the corresponding flag is asserted and an interrupt generated if enabled) at a given month, date, hour/minute/second.
- If only the "seconds" field is enabled, then an alarm is generated every minute.

Depending on the combination of fields enabled, a large number of possibilities are available to the user ranging from minutes to 365/366 days.



## 13.5.4 Error Checking

Verification on user interface data is performed when accessing the century, year, month, date, day, hours, minutes, seconds and alarms. A check is performed on illegal BCD entries such as illegal date of the month with regard to the year and century configured.

If one of the time fields is not correct, the data is not loaded into the register/counter and a flag is set in the validity register. The user can not reset this flag. It is reset as soon as an acceptable value is programmed. This avoids any further side effects in the hardware. The same procedure is done for the alarm.

The following checks are performed:

- 1. Century (check if it is in range 19–20)
- 2. Year (BCD entry check)
- 3. Date (check range 01-31)
- 4. Month (check if it is in BCD range 01-12, check validity regarding "date")
- 5. Day (check range 1–7)
- 6. Hour (BCD checks: in 24-hour mode, check range 00–23 and check that AM/PM flag is not set if RTC is set in 24-hour mode; in 12-hour mode check range 01–12)
- 7. Minute (check BCD and range 00-59)
- 8. Second (check BCD and range 00-59)

Note: If the 12-hour mode is selected by means of the RTC\_MODE register, a 12-hour value can be programmed and the returned value on RTC\_TIME will be the corresponding 24-hour value. The entry control checks the value of the AM/PM indicator (bit 22 of RTC\_TIME register) to determine the range to be checked.

### 13.5.5 Updating Time/Calendar

To update any of the time/calendar fields, the user must first stop the RTC by setting the corresponding field in the Control Register. Bit UPDTIM must be set to update time fields (hour, minute, second) and bit UPDCAL must be set to update calendar fields (century, year, month, date, day).


Then the user must poll or wait for the interrupt (if enabled) of bit ACKUPD in the Status Register. Once the bit reads 1, it is mandatory to clear this flag by writing the corresponding bit in RTC\_SCCR. The user can now write to the appropriate Time and Calendar register.

Once the update is finished, the user must reset (0) UPDTIM and/or UPDCAL in the Control

When entering programming mode of the calendar fields, the time fields remain enabled. When entering the programming mode of the time fields, both time and calendar fields are stopped. This is due to the location of the calendar logic circuity (downstream for low-power considerations). It is highly recommended to prepare all the fields to be updated before entering programming mode. In successive update operations, the user must wait at least one second after resetting the UPDTIM/UPDCAL bit in the RTC\_CR (Control Register) before setting these bits again. This is done by waiting for the SEC flag in the Status Register before setting UPDTIM/UPDCAL bit. After resetting UPDTIM/UPDCAL, the SEC flag must also be cleared.



Figure 13-2. Update Sequence





# 13.6 Real-time Clock (RTC) User Interface

Table 13-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RTC_CR	Read/Write	0x0
0x04	Mode Register	RTC_MR	Read/Write	0x0
0x08	Time Register	RTC_TIMR	Read/Write	0x0
0x0C	Calendar Register	RTC_CALR	Read/Write	0x01210720
0x10	Time Alarm Register	RTC_TIMALR	Read/Write	0x0
0x14	Calendar Alarm Register	RTC_CALALR	Read/Write	0x01010000
0x18	Status Register	RTC_SR	Read-only	0x0
0x1C	Status Clear Command Register	RTC_SCCR	Write-only	
0x20	Interrupt Enable Register	RTC_IER	Write-only	
0x24	Interrupt Disable Register	RTC_IDR	Write-only	
0x28	Interrupt Mask Register	RTC_IMR	Read-only	0x0
0x2C	Valid Entry Register	RTC_VER	Read-only	0x0
0xFC	Reserved Register	_	_	_

## 13.6.1 RTC Control Register

Name: RTC\_CR

Address: 0xFFFFDB0

Access: Read/Write

31	30	29	28	27	26	25	24
_	1	1	_	_	_	ı	_
23	22	21	20	19	18	17	16
_		-	_	_	_	CALE	VSEL
15	14	13	12	11	10	9	8
_	-	ı	_	_	_	TIME	VSEL
7	6	5	4	3	2	1	0
_	_	_	_	_	_	UPDCAL	UPDTIM

## • UPDTIM: Update Request Time Register

0: No effect.

1: Stops the RTC time counting.

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the Status Register.

## • UPDCAL: Update Request Calendar Register

0: No effect.

1: Stops the RTC calendar counting.

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set.

## • TIMEVSEL: Time Event Selection

The event that generates the flag TIMEV in RTC\_SR (Status Register) depends on the value of TIMEVSEL.

- 0: Minute change.
- 1: Hour change.
- 2: Every day at midnight.
- 3: Every day at noon.

### • CALEVSEL: Calendar Event Selection

The event that generates the flag CALEV in RTC\_SR depends on the value of CALEVSEL.

- 0: Week change (every Monday at time 00:00:00).
- 1: Month change (every 01 of each month at time 00:00:00).
- 2, 3: Year change (every January 1 at time 00:00:00).



# 13.6.2 RTC Mode Register

Name: RTC\_MR

Address: 0xFFFFDB4

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	_	-		-	_
23	22	21	20	19	18	17	16
_	_	ı	_	-		-	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_		_	_		_	HRMOD

## • HRMOD: 12-/24-hour Mode

0: 24-hour mode is selected.

1: 12-hour mode is selected.

All non-significant bits read zero.

# 13.6.3 RTC Time Register

Name: RTC\_TIMR
Address: 0xFFFFDB8

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_		1	1	_		
23	22	21	20	19	18	17	16		
_	AMPM		HOUR						
15	14	13	12	11	10	9	8		
_			MIN						
7	6	5	4	3	2	1	0		
_				SEC					

## • SEC: Current Second

The range that can be set is 0–59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

### • MIN: Current Minute

The range that can be set is 0-59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

## • HOUR: Current Hour

The range that can be set is 1–12 (BCD) in 12-hour mode or 0–23 (BCD) in 24-hour mode.

### • AMPM: Ante Meridiem Post Meridiem Indicator

This bit is the AM/PM indicator in 12-hour mode.

0: AM.

1: PM.

All non-significant bits read zero.



# 13.6.4 RTC Calendar Register

Name: RTC\_CALR
Address: 0xFFFFDBC

Access:	Read/Write

31	30	29	28	27	26	25	24		
_	_			DA	ATE				
23	22	21	20	19	18	17	16		
	DAY				MONTH				
15	14	13	12	11	10	9	8		
			YE	AR					
7	6	5	4	3	2	1	0		
_		CENT							

## • CENT: Current Century

The range that can be set is 19–20 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

### • YEAR: Current Year

The range that can be set is 00-99 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

## • MONTH: Current Month

The range that can be set is 01-12 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

## DAY: Current Day in Current Week

The range that can be set is 1–7 (BCD).

The coding of the number (which number represents which day) is user-defined as it has no effect on the date counter.

## • DATE: Current Day in Current Month

The range that can be set is 01-31 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

All non-significant bits read zero.



# 13.6.5 RTC Time Alarm Register

Name: RTC\_TIMALR
Address: 0xFFFFDC0
Access: Read/Write

31	30	29	28	27	26	25	24			
_	-	-	_		1	1	_			
23	22	21	20	19	18	17	16			
HOUREN	AMPM		HOUR							
15	14	13	12	11	10	9	8			
MINEN			MIN							
7	6	5	4	3	2	1	0			
SECEN				SEC						

#### SEC: Second Alarm

This field is the alarm field corresponding to the BCD-coded second counter.

### SECEN: Second Alarm Enable

0: The second-matching alarm is disabled.

1: The second-matching alarm is enabled.

### . MIN: Minute Alarm

This field is the alarm field corresponding to the BCD-coded minute counter.

### • MINEN: Minute Alarm Enable

0: The minute-matching alarm is disabled.

1: The minute-matching alarm is enabled.

### • HOUR: Hour Alarm

This field is the alarm field corresponding to the BCD-coded hour counter.

## • AMPM: AM/PM Indicator

This field is the alarm field corresponding to the BCD-coded hour counter.

# • HOUREN: Hour Alarm Enable

0: The hour-matching alarm is disabled.

1: The hour-matching alarm is enabled.



# 13.6.6 RTC Calendar Alarm Register

Name: RTC\_CALALR
Address: 0xFFFFDC4
Access: Read/Write

31	30	29	28	27	26	25	24	
DATEEN	_			DA	TE			
23	22	21	20	19	18	17	16	
MTHEN	_	_	MONTH					
15	14	13	12	11	10	9	8	
_	_	_	_	_	_	ı	_	
7	6	5	4	3	2	1	0	
_	_	-	_	_	_	_	_	

### • MONTH: Month Alarm

This field is the alarm field corresponding to the BCD-coded month counter.

### • MTHEN: Month Alarm Enable

0: The month-matching alarm is disabled.

1: The month-matching alarm is enabled.

## • DATE: Date Alarm

This field is the alarm field corresponding to the BCD-coded date counter.

### • DATEEN: Date Alarm Enable

0: The date-matching alarm is disabled.

1: The date-matching alarm is enabled.

## 13.6.7 RTC Status Register

Name: RTC\_SR

Address: 0xFFFFDC8

Access: Read-only

31	30	29	28	27	26	25	24
_	_	1	_		1	-	_
23	22	21	20	19	18	17	16
_	_	-	_		ı	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	_	_
7	6	5	4	3	2	1	0
_	_	-	CALEV	TIMEV	SEC	ALARM	ACKUPD

## ACKUPD: Acknowledge for Update

0: Time and calendar registers cannot be updated.

1: Time and calendar registers can be updated.

### ALARM: Alarm Flag

0: No alarm matching condition occurred.

1: An alarm matching condition has occurred.

### • SEC: Second Event

0: No second event has occurred since the last clear.

1: At least one second event has occurred since the last clear.

### • TIMEV: Time Event

0: No time event has occurred since the last clear.

1: At least one time event has occurred since the last clear.

The time event is selected in the TIMEVSEL field in RTC\_CTRL (Control Register) and can be any one of the following events: minute change, hour change, noon, midnight (day change).

### CALEV: Calendar Event

0: No calendar event has occurred since the last clear.

1: At least one calendar event has occurred since the last clear.

The calendar event is selected in the CALEVSEL field in RTC\_CR and can be any one of the following events: week change, month change and year change.



# 13.6.8 RTC Status Clear Command Register

Name: RTC\_SCCR
Address: 0xFFFFDCC

Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	_			ı	_
23	22	21	20	19	18	17	16
_	_	ı	_			ı	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_		CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

# • ACKCLR: Acknowledge Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

### • ALRCLR: Alarm Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

## • SECCLR: Second Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

## • TIMCLR: Time Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

### • CALCLR: Calendar Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC\_SR).

# 13.6.9 RTC Interrupt Enable Register

Name: RTC\_IER
Address: 0xFFFFDD0

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	1	1	_	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_

TIMEN

SECEN

ALREN

ACKEN

CALEN

## • ACKEN: Acknowledge Update Interrupt Enable

0: No effect.

1: The acknowledge for update interrupt is enabled.

## • ALREN: Alarm Interrupt Enable

0: No effect.

1: The alarm interrupt is enabled.

## • SECEN: Second Event Interrupt Enable

0: No effect.

1: The second periodic interrupt is enabled.

## • TIMEN: Time Event Interrupt Enable

0: No effect.

1: The selected time event interrupt is enabled.

## • CALEN: Calendar Event Interrupt Enable

0: No effect.

1: The selected calendar event interrupt is enabled.



# 13.6.10 RTC Interrupt Disable Register

Name: RTC\_IDR
Address: 0xFFFFDD4
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	1	_
7	6	5	4	3	2	1	0
_	_	_	CALDIS	TIMDIS	SECDIS	ALRDIS	ACKDIS

## • ACKDIS: Acknowledge Update Interrupt Disable

0: No effect.

1: The acknowledge for update interrupt is disabled.

## • ALRDIS: Alarm Interrupt Disable

0: No effect.

1: The alarm interrupt is disabled.

## • SECDIS: Second Event Interrupt Disable

0: No effect.

1: The second periodic interrupt is disabled.

## • TIMDIS: Time Event Interrupt Disable

0: No effect.

1: The selected time event interrupt is disabled.

## CALDIS: Calendar Event Interrupt Disable

0: No effect.

1: The selected calendar event interrupt is disabled.

## 13.6.11 RTC Interrupt Mask Register

Name: RTC\_IMR

Address: 0xFFFFDD8

Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	1		1	ı	_
23	22	21	20	19	18	17	16
_		ı	ı		-	ı	_
15	14	13	12	11	10	9	8
_	_	-	-	_	_	_	_
7	6	5	4	3	2	1	0
_	_	-	CAL	TIM	SEC	ALR	ACK

## ACK: Acknowledge Update Interrupt Mask

0: The acknowledge for update interrupt is disabled.

1: The acknowledge for update interrupt is enabled.

### • ALR: Alarm Interrupt Mask

0: The alarm interrupt is disabled.

1: The alarm interrupt is enabled.

## • SEC: Second Event Interrupt Mask

0: The second periodic interrupt is disabled.

1: The second periodic interrupt is enabled.

### • TIM: Time Event Interrupt Mask

0: The selected time event interrupt is disabled.

1: The selected time event interrupt is enabled.

### CAL: Calendar Event Interrupt Mask

0: The selected calendar event interrupt is disabled.

1: The selected calendar event interrupt is enabled.



## 13.6.12 RTC Valid Entry Register

Name: RTC\_VER

Address: 0xFFFFDDC

Access: Read-only

31	30	29	28	27	26	25	24
_	ı		ı	ı		ı	_
23	22	21	20	19	18	17	16
_	-	-	1	ı	-	1	_
15	14	13	12	11	10	9	8
_	ı	ı	ı	ı	ı	ı	_
7	6	5	4	3	2	1	0
_	-	-	_	NVCALALR	NVTIMALR	NVCAL	NVTIM

#### NVTIM: Non-valid Time

0: No invalid data has been detected in RTC\_TIMR (Time Register).

1: RTC\_TIMR has contained invalid data since it was last programmed.

### • NVCAL: Non-valid Calendar

0: No invalid data has been detected in RTC\_CALR (Calendar Register).

1: RTC\_CALR has contained invalid data since it was last programmed.

### • NVTIMALR: Non-valid Time Alarm

0: No invalid data has been detected in RTC\_TIMALR (Time Alarm Register).

1: RTC\_TIMALR has contained invalid data since it was last programmed.

### • NVCALALR: Non-valid Calendar Alarm

0: No invalid data has been detected in RTC\_CALALR (Calendar Alarm Register).

1: RTC\_CALALR has contained invalid data since it was last programmed.

# 14. Periodic Interval Timer (PIT)

# 14.1 Description


The Periodic Interval Timer (PIT) provides the operating system's scheduler interrupt. It is designed to offer maximum accuracy and efficient management, even for systems with long response time.

### 14.2 Embedded Characteristics

- Includes a 20-bit Periodic Counter, with less than 1µs accuracy
- Includes a 12-bit Interval Overlay Counter
- Real-time OS or Linux/WinCE compliant tick generator

# 14.3 Block Diagram

Figure 14-1. Periodic Interval Timer





## 14.4 Functional Description

The Periodic Interval Timer aims at providing periodic interrupts for use by operating systems.

The PIT provides a programmable overflow counter and a reset-on-read feature. It is built around two counters: a 20-bit CPIV counter and a 12-bit PICNT counter. Both counters work at Master Clock /16.

The first 20-bit CPIV counter increments from 0 up to a programmable overflow value set in the field PIV of the Mode Register (PIT\_MR). When the counter CPIV reaches this value, it resets to 0 and increments the Periodic Interval Counter, PICNT. The status bit PITS in the Status Register (PIT\_SR) rises and triggers an interrupt, provided the interrupt is enabled (PITIEN in PIT\_MR).

Writing a new PIV value in PIT MR does not reset/restart the counters.

When CPIV and PICNT values are obtained by reading the Periodic Interval Value Register (PIT\_PIVR), the overflow counter (PICNT) is reset and the PITS is cleared, thus acknowledging the interrupt. The value of PICNT gives the number of periodic intervals elapsed since the last read of PIT\_PIVR.

When CPIV and PICNT values are obtained by reading the Periodic Interval Image Register (PIT\_PIIR), there is no effect on the counters CPIV and PICNT, nor on the bit PITS. For example, a profiler can read PIT\_PIIR without clearing any pending interrupt, whereas a timer interrupt clears the interrupt by reading PIT\_PIVR.

The PIT may be enabled/disabled using the PITEN bit in the PIT\_MR (disabled on reset). The PITEN bit only becomes effective when the CPIV value is 0. Figure 14-2 illustrates the PIT counting. After the PIT Enable bit is reset (PITEN = 0), the CPIV goes on counting until the PIV value is reached, and is then reset. PIT restarts counting, only if the PITEN is set again.

The PIT is stopped when the core enters debug state.




Figure 14-2. Enabling/Disabling PIT with PITEN

# 14.5 Periodic Interval Timer (PIT) User Interface

Table 14-1. Register Mapping

Offset	Register Name		Access	Reset
0x00	Mode Register	PIT_MR	Read/Write	0x000F_FFFF
0x04	Status Register	PIT_SR	Read-only	0x0000_0000
0x08	Periodic Interval Value Register	PIT_PIVR	Read-only	0x0000_0000
0x0C	Periodic Interval Image Register	PIT_PIIR	Read-only	0x0000_0000



## 14.5.1 Periodic Interval Timer Mode Register

Name: PIT\_MR

Address: 0xFFFFFD30

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	PITIEN	PITEN	
23	22	21	20	19	18	17	16	
_	_	_	_		PI	V		
15	14	13	12	11	10	9	8	
			Р	IV				
7	6	5	4	3	2	1	0	
	PIV							

### • PIV: Periodic Interval Value

Defines the value compared with the primary 20-bit counter of the Periodic Interval Timer (CPIV). The period is equal to (PIV + 1).

### • PITEN: Period Interval Timer Enabled

0: The Periodic Interval Timer is disabled when the PIV value is reached.

1: The Periodic Interval Timer is enabled.

### • PITIEN: Periodic Interval Timer Interrupt Enable

0: The bit PITS in PIT\_SR has no effect on interrupt.

1: The bit PITS in PIT\_SR asserts interrupt.

# 14.5.2 Periodic Interval Timer Status Register

Name: PIT\_SR

Address: 0xFFFFD34

Access: Read-only

A00033.	redu only						
31	30	29	28	27	26	25	24
_	_	-	_	_	-	-	_
23	22	21	20	19	18	17	16
_	-	-	_	_	-	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	PITS

## • PITS: Periodic Interval Timer Status

0: The Periodic Interval timer has not reached PIV since the last read of PIT\_PIVR.

1: The Periodic Interval timer has reached PIV since the last read of PIT\_PIVR.



## 14.5.3 Periodic Interval Timer Value Register

Name: PIT\_PIVR
Address: 0xFFFFFD38
Access: Read-only

31	30	29	28	27	26	25	24		
	PICNT								
23	22	21	20	19	18	17	16		
	PICNT				CPIV				
15	14	13	12	11	10	9	8		
			CF	PIV					
7	6	5	4	3	2	1	0		
	CPIV								

Reading this register clears PITS in PIT\_SR.

## • CPIV: Current Periodic Interval Value

Returns the current value of the periodic interval timer.

### • PICNT: Periodic Interval Counter

Returns the number of occurrences of periodic intervals since the last read of PIT\_PIVR.

# 14.5.4 Periodic Interval Timer Image Register

Name: PIT\_PIIR

Address: 0xFFFFFD3C

Access: Read-only

	,							
31	30	29	28	27	26	25	24	
			PIC	CNT				
23	22	21	20	19	18	17	16	
	PICNT			CPIV				
15	14	13	12	11	10	9	8	
			CF	PIV				
7	6	5	4	3	2	1	0	
	CPIV							

## • CPIV: Current Periodic Interval Value

Returns the current value of the periodic interval timer.

## • PICNT: Periodic Interval Counter

Returns the number of occurrences of periodic intervals since the last read of PIT\_PIVR.



# 15. Watchdog Timer (WDT)

# 15.1 Description


The Watchdog Timer can be used to prevent system lock-up if the software becomes trapped in a deadlock. It features a 12-bit down counter that allows a watchdog period of up to 16 seconds (slow clock at 32.768 kHz). It can generate a general reset or a processor reset only. In addition, it can be stopped while the processor is in debug mode or idle mode.

### 15.2 Embedded Characteristics

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access

# 15.3 Block Diagram

Figure 15-1. Watchdog Timer Block Diagram



## 15.4 Functional Description

The Watchdog Timer can be used to prevent system lock-up if the software becomes trapped in a deadlock. It is supplied with VDDCORE. It restarts with initial values on processor reset.

The Watchdog is built around a 12-bit down counter, which is loaded with the value defined in the field WDV of the Mode Register (WDT\_MR). The Watchdog Timer uses the Slow Clock divided by 128 to establish the maximum Watchdog period to be 16 seconds (with a typical Slow Clock of 32.768 kHz).

After a Processor Reset, the value of WDV is 0xFFF, corresponding to the maximum value of the counter with the external reset generation enabled (field WDRSTEN at 1 after a Backup Reset). This means that a default Watchdog is running at reset, i.e., at power-up. The user must either disable it (by setting the WDDIS bit in WDT\_MR) if he does not expect to use it or must reprogram it to meet the maximum Watchdog period the application requires.

The Watchdog Mode Register (WDT\_MR) can be written only once. Only a processor reset resets it. Writing the WDT\_MR reloads the timer with the newly programmed mode parameters.

In normal operation, the user reloads the Watchdog at regular intervals before the timer underflow occurs, by writing the Control Register (WDT\_CR) with the bit WDRSTT to 1. The Watchdog counter is then immediately reloaded from WDT\_MR and restarted, and the Slow Clock 128 divider is reset and restarted. The WDT\_CR is write-protected. As a result, writing WDT\_CR without the correct hard-coded key has no effect. If an underflow does occur, the "wdt\_fault" signal to the Reset Controller is asserted if the bit WDRSTEN is set in the Mode Register (WDT\_MR). Moreover, the bit WDUNF is set in the Watchdog Status Register (WDT\_SR).

To prevent a software deadlock that continuously triggers the Watchdog, the reload of the Watchdog must occur while the Watchdog counter is within a window between 0 and WDD, WDD is defined in the WatchDog Mode Register WDT\_MR.

Any attempt to restart the Watchdog while the Watchdog counter is between WDV and WDD results in a Watchdog error, even if the Watchdog is disabled. The bit WDERR is updated in the WDT\_SR and the "wdt\_fault" signal to the Reset Controller is asserted.

Note that this feature can be disabled by programming a WDD value greater than or equal to the WDV value. In such a configuration, restarting the Watchdog Timer is permitted in the whole range [0; WDV] and does not generate an error. This is the default configuration on reset (the WDD and WDV values are equal).

The status bits WDUNF (Watchdog Underflow) and WDERR (Watchdog Error) trigger an interrupt, provided the bit WDFIEN is set in the mode register. The signal "wdt\_fault" to the reset controller causes a Watchdog reset if the WDRSTEN bit is set as already explained in the reset controller programmer Datasheet. In that case, the processor and the Watchdog Timer are reset, and the WDERR and WDUNF flags are reset.


If a reset is generated or if WDT\_SR is read, the status bits are reset, the interrupt is cleared, and the "wdt\_fault" signal to the reset controller is deasserted.

Writing the WDT MR reloads and restarts the down counter.

While the processor is in debug state or in idle mode, the counter may be stopped depending on the value programmed for the bits WDIDLEHLT and WDDBGHLT in the WDT\_MR.



Figure 15-2. Watchdog Behavior



# 15.5 Watchdog Timer (WDT) User Interface

Table 15-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	WDT_CR	Write-only	-
0x04	Mode Register	WDT_MR	Read-write Once	0x3FFF_2FFF
0x08	Status Register	WDT_SR	Read-only	0x0000_0000



# 15.5.1 Watchdog Timer Control Register

Name: WDT\_CR
Address: 0xFFFFD40
Access: Write-only

7100000.	Willo offiny									
31	30	29	28	27	26	25	24			
	KEY									
23	22	21	20	19	18	17	16			
_	-	_	-	-	-	_	_			
15	14	13	12	11	10	9	8			
_	_	_	_	_	_	-	_			
7	6	5	4	3	2	1	0			
_	_	_	-	-	_	_	WDRSTT			

# • WDRSTT: Watchdog Restart

0: No effect.

### KEY: Password

Should be written at value 0xA5. Writing any other value in this field aborts the write operation.

<sup>1:</sup> Restarts the Watchdog.

## 15.5.2 Watchdog Timer Mode Register

Name: WDT\_MR
Address: 0xFFFFD44
Access: Read-write Once

31	30	29	28	27	26	25	24	
		WDIDLEHLT	WDDBGHLT		WE	DD		
23	22	21	20	19	18	17	16	
	WDD							
15	14	13	12	11	10	9	8	
WDDIS	WDRPROC	WDRSTEN	WDFIEN		WE	ΟV		
							_	
7	6	5	4	3	2	1	0	
	WDV							

### • WDV: Watchdog Counter Value

Defines the value loaded in the 12-bit Watchdog Counter.

### WDFIEN: Watchdog Fault Interrupt Enable

0: A Watchdog fault (underflow or error) has no effect on interrupt.

1: A Watchdog fault (underflow or error) asserts interrupt.

### WDRSTEN: Watchdog Reset Enable

0: A Watchdog fault (underflow or error) has no effect on the resets.

1: A Watchdog fault (underflow or error) triggers a Watchdog reset.

### WDRPROC: Watchdog Reset Processor

0: If WDRSTEN is 1, a Watchdog fault (underflow or error) activates all resets.

1: If WDRSTEN is 1, a Watchdog fault (underflow or error) activates the processor reset.

#### WDD: Watchdog Delta Value

Defines the permitted range for reloading the Watchdog Timer.

If the Watchdog Timer value is less than or equal to WDD, writing WDT\_CR with WDRSTT = 1 restarts the timer. If the Watchdog Timer value is greater than WDD, writing WDT\_CR with WDRSTT = 1 causes a Watchdog error.

### WDDBGHLT: Watchdog Debug Halt

0: The Watchdog runs when the processor is in debug state.

1: The Watchdog stops when the processor is in debug state.

### WDIDLEHLT: Watchdog Idle Halt

0: The Watchdog runs when the system is in idle mode.

1: The Watchdog stops when the system is in idle state.

### · WDDIS: Watchdog Disable

0: Enables the Watchdog Timer.

1: Disables the Watchdog Timer.



## 15.5.3 Watchdog Timer Status Register

Name: WDT\_SR
Address: 0xFFFFFD48

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
7	6	5	4	3	2	1	0
_	-	_	_	-	_	WDERR	WDUNF

## • WDUNF: Watchdog Underflow

0: No Watchdog underflow occurred since the last read of WDT\_SR.

1: At least one Watchdog underflow occurred since the last read of WDT\_SR.

## • WDERR: Watchdog Error

0: No Watchdog error occurred since the last read of WDT\_SR.

1: At least one Watchdog error occurred since the last read of WDT\_SR.

# 16. Shutdown Controller (SHDWC)

# 16.1 Description


The Shutdown Controller controls the power supplies VDDIO and VDDCORE and the wake-up detection on debounced input lines.

### 16.2 Embedded Characteristics

The Shutdown Controller is supplied on VDDBU and allows a software-controllable shutdown of the system through the pin SHDN. An input change of the WKUP pin or an alarm releases the SHDN pin, and thus wakes up the system power supply.

## 16.3 Block Diagram

Figure 16-1. Shutdown Controller Block Diagram



## 16.4 I/O Lines Description

Table 16-1. I/O Lines Description

Name	Description	Туре
WKUP0	Wake-up 0 input	Input
SHDN	Shutdown output	Output



## 16.5 Product Dependencies

### 16.5.1 Power Management

The Shutdown Controller is continuously clocked by Slow Clock. The Power Management Controller has no effect on the behavior of the Shutdown Controller.

# 16.6 Functional Description

The Shutdown Controller manages the main power supply. To do so, it is supplied with VDDBU and manages wake-up input pins and one output pin, SHDN.

A typical application connects the pin SHDN to the shutdown input of the DC/DC Converter providing the main power supplies of the system, and especially VDDCORE and/or VDDIO. The wake-up inputs (WKUP0) connect to any push-buttons or signal that wake up the system.

The software is able to control the pin SHDN by writing the Shutdown Control Register (SHDW\_CR) with the bit SHDW at 1. The shutdown is taken into account only 2 slow clock cycles after the write of SHDW\_CR. This register is password-protected and so the value written should contain the correct key for the command to be taken into account. As a result, the system should be powered down.

A level change on WKUP0 is used as wake-up. Wake-up is configured in the Shutdown Mode Register (SHDW\_MR). The transition detector can be programmed to detect either a positive or negative transition or any level change on WKUP0. The detection can also be disabled. Programming is performed by defining WKMODE0.

Moreover, a debouncing circuit can be programmed for WKUP0. The debouncing circuit filters pulses on WKUP0 shorter than the programmed number of 16 SLCK cycles in CPTWK0 of the SHDW\_MR. If the programmed level change is detected on a pin, a counter starts. When the counter reaches the value programmed in the corresponding field, CPTWK0, the SHDN pin is released. If a new input change is detected before the counter reaches the corresponding value, the counter is stopped and cleared. WAKEUP0 of the Status Register (SHDW\_SR) reports the detection of the programmed events on WKUP0 with a reset after the read of SHDW\_SR.

The Shutdown Controller can be programmed so as to activate the wake-up using the RTT alarm (the detection of the rising edge of the RTT alarm is synchronized with SLCK). This is done by writing the SHDW\_MR using the RTTWKEN fields. When enabled, the detection of the RTT alarm is reported in the RTTWK bit of the SHDW\_SR Status register. It is reset after the read of SHDW\_SR. When using the RTT alarm to wake up the system, the user must ensure that the RTT alarm status flag is cleared before shutting down the system. Otherwise, no rising edge of the status flag may be detected and the wake-up fails.

The Shutdown Controller can be programmed so as to activate the wake-up using the RTC alarm (the detection of the rising edge of the RTC alarm is synchronized with SLCK). This is done by writing the SHDW\_MR using the RTCWKEN field. When enabled, the detection of the RTC alarm is reported in the RTCWK bit of the SHDW\_SR Status register. It is reset after the read of SHDW\_SR. When using the RTC alarm to wake up the system, the user must ensure that the RTC alarm status flag is cleared before shutting down the system. Otherwise, no rising edge of the status flag may be detected and the wake-up fails fail.



# 16.7 Shutdown Controller (SHDWC) User Interface

Table 16-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Shutdown Control Register	SHDW_CR	Write-only	-
0x04	Shutdown Mode Register	SHDW_MR	Read/Write	0x0000_0003
0x08	Shutdown Status Register	SHDW_SR	Read-only	0x0000_0000



# 16.7.1 Shutdown Control Register

Name: SHDW\_CR
Address: 0xFFFFD10

Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
			KI	EY			
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	SHDW

## • SHDW: Shutdown Command

0: No effect.

1: If KEY is correct, asserts the SHDN pin.

### KEY: Password

Should be written at value 0xA5. Writing any other value in this field aborts the write operation.

## 16.7.2 Shutdown Mode Register

Name: SHDW\_MR
Address: 0xFFFFD14

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	-	-	_	_	RTCWKEN	RTTWKEN
15	14	13	12	11	10	9	8
	-	-		_	_	-	_
7	6	5	4	3	2	1	0
	CPT	WK0	_	_	_	WKM	ODE0

### • WKMODE0: Wake-up Mode 0

WKMO	DE[1:0]	Wake-up Input Transition Selection			
0	0	None. No detection is performed on the wake-up input			
0	1	Low to high level			
1	0	High to low level			
1	1	Both levels change			

### • CPTWK0: Counter on Wake-up 0

Defines the number of 16 Slow Clock cycles, the level detection on the corresponding input pin shall last before the wakeup event occurs. Because of the internal synchronization of WKUP0, the SHDN pin is released (CPTWK x 16 + 1) Slow Clock cycles after the event on WKUP.

### • RTTWKEN: Real-time Timer Wake-up Enable

0: The RTT Alarm signal has no effect on the Shutdown Controller.

1: The RTT Alarm signal forces the de-assertion of the SHDN pin.

### RTCWKEN: Real-time Clock Wake-up Enable

0: The RTC Alarm signal has no effect on the Shutdown Controller.

1: The RTC Alarm signal forces the de-assertion of the SHDN pin.



## 16.7.3 Shutdown Status Register

Name: SHDW\_SR
Address: 0xFFFFD18

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	RTCWK	RTTWK
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
	_			_			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WAKEUP0

### • WAKEUP0: Wake-up 0 Status

0: No wake-up event occurred on the corresponding wake-up input since the last read of SHDW\_SR.

1: At least one wake-up event occurred on the corresponding wake-up input since the last read of SHDW\_SR.

## • RTTWK: Real-time Timer Wake-up

0: No wake-up alarm from the RTT occurred since the last read of SHDW\_SR.

1: At least one wake-up alarm from the RTT occurred since the last read of SHDW\_SR.

### • RTCWK: Real-time Clock Wake-up

0: No wake-up alarm from the RTC occurred since the last read of SHDW\_SR.

1: At least one wake-up alarm from the RTC occurred since the last read of SHDW\_SR.

# 17. General Purpose Backup Registers (GPBR)

# 17.1 Description

The System Controller embeds four general-purpose backup registers.

## 17.2 Embedded Characteristics

128-bit general-purpose backup registers

# 17.3 General Purpose Backup Registers (GPBR) User Interface

Table 17-1. Register Mapping

Offset	Register	Name	Access	Reset
0x0	General Purpose Backup Register 0	SYS_GPBR0	Read/Write	-
Охс	General Purpose Backup Register 3	SYS_GPBR3	Read/Write	_



# 17.3.1 General Purpose Backup Register x

Name: SYS\_GPBRx

Address: 0xFFFFD60 [0], 0xFFFFFD64 [1], 0xFFFFFD68 [2], 0xFFFFD6C [3]

**Type:** Read/Write

31	30	29	28	27	26	25	24	
			GPBR_'	VALUEx				
23	22	21	20	19	18	17	16	
	GPBR_VALUEx							
15	14	13	12	11	10	9	8	
			GPBR_'	VALUEx				
7	7 6 5 4 3 2 1 0							
	GPBR_VALUEx							

• GPBR\_VALUEx: Value of GPBR x

# 18. Bus Matrix (MATRIX)

## 18.1 Description

The Bus Matrix implements a multi-layer AHB, based on the AHB-Lite protocol, that enables parallel access paths between multiple AHB masters and slaves in a system, thus increasing the overall bandwidth. The Bus Matrix interconnects up to 16 AHB masters to up to 16 AHB slaves. The normal latency to connect a master to a slave is one cycle except for the default master of the accessed slave which is connected directly (zero cycle latency).

The Bus Matrix user interface is compliant with ARM Advanced Peripheral Bus and provides a Chip Configuration User Interface with Registers that allow the Bus Matrix to support application specific features.

### 18.2 Embedded Characteristics

- 12-layer Matrix, handling requests from 11 masters
- Programmable Arbitration strategy
  - Fixed-priority Arbitration
  - Round-Robin Arbitration, either with no default master, last accessed default master or fixed default master
- Burst Management
  - Breaking with Slot Cycle Limit Support
  - Undefined Burst Length Support
- One Address Decoder provided per Master
- Boot Mode Select
  - Non-volatile Boot Memory can be internal ROM or external memory on EBI\_NCS0
  - Selection is made by General purpose NVM bit sampled at reset
- Remap Command
  - Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory (ROM or External Flash)
  - Allows Handling of Dynamic Exception Vectors



### 18.2.1 Matrix Masters

The Bus Matrix of the SAM9G46 manages Masters, thus each master can perform an access concurrently with others, depending on whether the slave it accesses is available.

Each Master has its own decoder, which can be defined specifically for each master. In order to simplify the addressing, all the masters have the same decodings.

Table 18-1. List of Bus Matrix Masters

Master 0	ARM926 <sup>™</sup> Instruction
Master 1	ARM926 Data
Master 2	Peripheral DMA Controller (PDC)
Master 3	USB HOST OHCI
Master 4	DMA
Master 5	DMA
Master 6	ISI Controller DMA
Master 7	LCD DMA
Master 8	Ethernet MAC DMA
Master 9	USB Device High Speed DMA
Master 10	USB Host High Speed EHCI DMA
Master 11	Reserved

### 18.2.2 Matrix Slaves

Each Slave has its own arbiter, thus allowing a different arbitration per Slave to be programmed.

Table 18-2. List of Bus Matrix Slaves

Slave 0	Internal SRAM				
	Internal ROM				
	USB OHCI				
Slave 1	USB EHCI				
Slave I	UDP High Speed RAM				
	LCD User Interface				
	Reserved				
Slave 2	DDR Port 0				
Slave 3	DDR Port 1				
Slave 4	DDR Port 2				
Slave 5	DDR Port 3				
Slave 6	External Bus Interface				
Slave 7	Internal Peripherals				

### 18.2.3 Masters to Slaves Access

All the Masters can normally access all the Slaves. However, some paths do not make sense, such as allowing access from the Ethernet MAC to the internal peripherals. Thus, these paths are forbidden or simply not wired, and shown as "-" in the following tables.

The four DDR ports are connected differently according to the application device.

The user can disable the DDR multi-port in the DDR Multi-port Register (bit DDRMP\_DIS) in the Chip Configuration User Interface.

- When the DDR multi-port is enabled (DDRMP\_DIS = 0), the ARM instruction and data are respectively connected to DDR Port 0 and DDR Port 1. The other masters share DDR Port 2 and DDR Port 3.
- When the DDR multi-port is disabled (DDRMP\_DIS = 1), DDR Port 1 is dedicated to the LCD controller. The remaining masters share DDR Port 2 and DDR Port 3.

Figure 18-1. DDR Multi-port






Table 18-3. Masters to Slaves Access DDRMP\_DIS = 0

	Master	0	1	2	3	4 & 5	6	7	8	9	10	11
	Slave	ARM 926 Instr.	ARM 926 Data	PDC	USB Host OHCI	DMA	ISI DMA	LCD DMA	Ethernet MAC	USB Device HS	USB Host EHCI	Reserved
0	Internal SRAM 0	Х	Х	Х	Х	Х	Х	-	Х	Х	Х	-
	Internal ROM	Х	Х	Х	-	-	-	-	-	Х	-	-
	UHP OHCI	Х	Х	-	-	-	-	-	-	-	-	-
	UHP EHCI	Х	Х	-	-	-	-	-	-	-	-	-
1	LCD User Int.	Х	Х	-	-	-	-	-	-	-	-	-
	UDPHS RAM	Х	Х	-	-	-	-	-	-	-	-	-
	Reserved	Х	Х	-	-	-	-	-	-	-	-	-
2	DDR Port 0	Х	-	-	-	-	-	-	-	-	-	-
3	DDR Port 1	-	Х	-	-	-	-	-	-	-	-	-
4	DDR Port 2	-	-	-	-	-	-	-	-	-	-	Х
5	DDR Port 3	-	-	Х	Х	Х	Х	Х	Х	Х	Х	-
6	EBI	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
7	Internal Peripheral	Х	Х	Х	-	Х	-	-	-	-	-	-

Table 18-4. Masters to Slaves Access with DDRMP\_DIS = 1 (default)

	Master	0	1	2	3	4 & 5	6	7	8	9	10	11
	Slave	ARM 926 Instr.	ARM 926 Data	PDC	USB HOST OHCI	DMA	ISI DMA	LCD DMA	Ethern et MAC	USB Device HS	USB Host EHCI	Reserv ed
0	Internal SRAM 0	Х	Х	Х	Х	Х	Х	-	Х	Х	Х	-
	Internal ROM	Х	Х	Х	-	-	-	-	-	Х	-	-
	UHP OHCI	Х	Х	-	-	-	-	-	-	-	-	-
	UHP EHCI	Х	Х	-	-	-	-	-	-	-	-	-
1	LCD User Int.	Х	Х	-	-	-	-	-	-	-	-	-
	UDPHS RAM	Х	Х	-	-	-	-	-	-	-	-	-
	Reserved	Х	Х	-	-	-	-	-	-	-	-	-
2	DDR Port 0	-	-	-	-	-	-	-	-	-	-	Х
3	DDR Port 1	-	-	-	-	-	-	Х	-	-	-	-
4	DDR Port 2	Х	-	-	-	-	-	-	-	-	-	-
5	DDR Port 3	-	Х	Х	Х	Х	Х	-	Х	Х	Х	-
6	EBI	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
7	Internal Peripheral	Х	Х	Х	-	Х	-	-	-	-	-	-

Table 18-5 summarizes the Slave Memory Mapping for each connected Master, depending on the Remap status (RCBx bit in Bus Matrix Master Remap Control Register MATRIX\_MRCR) and the BMS state at reset.

Table 18-5. Internal Memory Mapping

	Master							
Slave	RCBx =	RCBx = 0						
Base Address	BMS = 1	BMS = 0	RCBx = 1					
0x0000 0000	Internal ROM	EBI NCS0	Internal SRAM					

## 18.3 Memory Mapping

The Bus Matrix provides one decoder for every AHB master interface. The decoder offers each AHB master several memory mappings. In fact, depending on the product, each memory area may be assigned to several slaves. Booting at the same address while using different AHB slaves (i.e., external RAM, internal ROM or internal Flash, etc.) becomes possible.

The Bus Matrix user interface provides Master Remap Control Register (MATRIX\_MRCR) that performs remap action for every master independently.

# 18.4 Special Bus Granting Mechanism

The Bus Matrix provides some speculative bus granting techniques in order to anticipate access requests from some masters. This mechanism reduces latency at first access of a burst or single transfer as long as the slave is free from any other master access, but does not provide any benefit as soon as the slave is continuously accessed by more than one master, since arbitration is pipelined and then has no negative effect on the slave bandwidth or access latency.

This bus granting mechanism sets a different default master for every slave.

At the end of the current access, if no other request is pending, the slave remains connected to its associated default master. A slave can be associated with three kinds of default masters: no default master, last access master and fixed default master.

To change from one kind of default master to another, the Bus Matrix user interface provides the Slave Configuration Registers, one for each slave, that set a default master for each slave. The Slave Configuration Register contains two fields: DEFMSTR\_TYPE and FIXED\_DEFMSTR. The 2-bit DEFMSTR\_TYPE field selects the default master type (no default, last access master, fixed default master), whereas the 4-bit FIXED\_DEFMSTR field selects a fixed default master provided that DEFMSTR\_TYPE is set to fixed default master. Please refer to Section 18.7.2 "Bus Matrix Slave Configuration Registers" on page 145.

#### 18.4.1 No Default Master

After the end of the current access, if no other request is pending, the slave is disconnected from all masters. No Default Master suits low-power mode.

This configuration incurs one latency clock cycle for the first access of a burst after bus Idle. Arbitration without default master may be used for masters that perform significant bursts or several transfers with no Idle in between, or if the slave bus bandwidth is widely used by one or more masters.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput whatever is the number of requesting masters.

### 18.4.2 Last Access Master

After the end of the current access, if no other request is pending, the slave remains connected to the last master that performed an access request.



This allows the Bus Matrix to remove the one latency cycle for the last master that accessed the slave. Other non privileged masters still get one latency clock cycle if they want to access the same slave. This technique is useful for masters that mainly perform single accesses or short bursts with some Idle cycles in between.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput whatever is the number of requesting masters.

#### 18.4.3 Fixed Default Master

After the end of the current access, if no other request is pending, the slave connects to its fixed default master. Unlike last access master, the fixed master does not change unless the user modifies it by a software action (field FIXED\_DEFMSTR of the related MATRIX\_SCFG).

This allows the Bus Matrix arbiters to remove the one latency clock cycle for the fixed default master of the slave. Every request attempted by this fixed default master will not cause any arbitration latency whereas other non privileged masters will still get one latency cycle. This technique is useful for a master that mainly perform single accesses or short bursts with some Idle cycles in between.

This configuration provides no benefit on access latency or bandwidth when reaching maximum slave bus throughput whatever is the number of requesting masters.

### 18.5 Arbitration

The Bus Matrix provides an arbitration mechanism that reduces latency when conflict cases occur, i.e., when two or more masters try to access the same slave at the same time. One arbiter per AHB slave is provided, thus arbitrating each slave differently.

The Bus Matrix provides the user with the possibility of choosing between two arbitration types or mixing them for each slave:

- 1. Round-Robin Arbitration (default)
- 2. Fixed Priority Arbitration

The resulting algorithm may be complemented by selecting a default master configuration for each slave.

When a re-arbitration must be done, specific conditions apply. See Section 18.5.1 "Arbitration Scheduling".

#### 18.5.1 Arbitration Scheduling

Each arbiter has the ability to arbitrate between two or more different master requests. In order to avoid burst breaking and also to provide the maximum throughput for slave interfaces, arbitration may only take place during the following cycles:

- 1. Idle Cycles: When a slave is not connected to any master or is connected to a master which is not currently accessing it.
- 2. Single Cycles: When a slave is currently doing a single access.
- End of Burst Cycles: When the current cycle is the last cycle of a burst transfer. For defined length burst, predicted end of burst matches the size of the transfer but is managed differently for undefined length burst. See "Undefined Length Burst Arbitration" on page 139.
- 4. Slot Cycle Limit: When the slot cycle counter has reached the limit value indicating that the current master access is too long and must be broken. See "Slot Cycle Limit Arbitration" on page 139.



### 18.5.1.1 Undefined Length Burst Arbitration

In order to optimize AHB burst lengths and arbitration, it may be interesting to set a maximum for undefined length bursts (INCR). The Bus Matrix provides specific logic in order to re-arbitrate before the end of the INCR transfer. A predicted end of burst is used as a defined length burst transfer and can be selected from among the following Undefined Length Burst Type (ULBT) possibilities:

- Unlimited: No predicted end of burst is generated and therefore INCR burst transfer will not be broken by this
  way, but will be able to complete unless broken at the Slot Cycle Limit. This is normally the default and
  should be let as is in order to be able to allow full 1 Kilobyte AHB intra-boundary 256-beat word bursts
  performed by some Atmel AHB masters.
- 2. 1-beat bursts: Predicted end of burst is generated at each single transfer inside the INCR transfer.
- 3. 4-beat bursts: Predicted end of burst is generated at the end of each 4-beat boundary inside INCR transfer.
- 4. 8-beat bursts: Predicted end of burst is generated at the end of each 8-beat boundary inside INCR transfer.
- 5. 16-beat bursts: Predicted end of burst is generated at the end of each 16-beat boundary inside INCR transfer.
- 6. 32-beat bursts: Predicted end of burst is generated at the end of each 32-beat boundary inside INCR transfer.
- 7. 64-beat bursts: Predicted end of burst is generated at the end of each 64-beat boundary inside INCR transfer.
- 8. 128-beat bursts: Predicted end of burst is generated at the end of each 128-beat boundary inside INCR transfer.

Use of undefined length 16-beat bursts or less is discouraged since this generally decreases significantly overall bus bandwidth due to arbitration and slave latencies at each first access of a burst.

If the master does not permanently and continuously request the same slave or has an intrinsically limited average throughput, the ULBT should be let at its default unlimited value, knowing that the AHB specification natively limits all word bursts to 256 beats and double-word bursts to 128 beats because of its 1 Kilobyte address boundaries.

Unless duly needed the ULBT should be let to its default 0 value for power saving.

This selection can be done through the field ULBT of the Master Configuration Registers (MATRIX MCFG).

### 18.5.1.2 Slot Cycle Limit Arbitration

The Bus Matrix contains specific logic to break long accesses, such as back to back undefined length bursts or very long bursts on a very slow slave (e.g., an external low speed memory). At each arbitration time a counter is loaded with the value previously written in the SLOT\_CYCLE field of the related Slave Configuration Register (MATRIX\_SCFG) and decreased at each clock cycle. When the counter elapses, the arbiter has the ability to rearbitrate at the end of the current AHB bus access cycle.

Unless some master has a very tight access latency constraint which could lead to data overflow or underflow due to a badly undersized internal fifo with respect to its throughput, the Slot Cycle Limit should be disabled (SLOT\_CYCLE = 0) or let to its default maximum value in order not to inefficiently break long bursts performed by some Atmel masters.

However, the Slot Cycle Limit should not be disabled in the very particular case of a master capable of accessing the slave by performing back to back undefined length bursts shorter than the number of ULBT beats with no Idle cycle in between, since in this case the arbitration could be frozen all along the bursts sequence.

In most cases this feature is not needed and should be disabled for power saving.

Warning: This feature cannot prevent any slave from locking its access indefinitely.



### 18.5.2 Arbitration Priority Scheme

The bus Matrix arbitration scheme is organized in priority pools.

Round-Robin priority is used inside the highest and lowest priority pools, whereas fix level priority is used between priority pools and inside the intermediate priority pools.

For each slave, each master x is assigned to one of the slave priority pools through the Priority Registers for Slaves (MxPR fields of MATRIX\_PRAS and MATRIX\_PRBS). When evaluating masters requests, this programmed priority level always takes precedence.

After reset, all the masters are belonging to the lowest priority pool (MxPR = 0) and so are granted bus access in a true Round-Robin fashion.

The highest priority pool must be specifically reserved for masters requiring very low access latency. If more than one master belong to this pool, these will be granted bus access in a biased Round-Robin fashion which allow tight and deterministic maximum access latency from AHB bus request. In fact, at worst, any currently high priority master request will be granted after the current bus master access is ended and the other high priority pool masters, if any, have been granted once each.

The lowest priority pool shares the remaining bus bandwidth between AHB Masters.

Intermediate priority pools allow fine priority tuning. Typically, a moderately latency critical master or a bandwidth only critical master will use such a priority level. The higher the priority level (MxPR value), the higher the master priority.

All combination of MxPR values are allowed for all masters and slaves. For example some masters might be assigned to the highest priority pool (round-robin) and the remaining masters to the lowest priority pool (round-robin), with no master for intermediate fix priority levels.

If more than one master is requesting the slave bus, whatever are the respective masters priorities, no master will be granted the slave bus for two consecutive runs. A master can only get back to back grants as long as it is the only requesting master.

### 18.5.2.1 Fixed Priority Arbitration

This arbitration algorithm is the first and only applied between masters from distinct priority pools. It is also used inside priority pools other than the highest and lowest ones (intermediate priority pools).

It allows the Bus Matrix arbiters to dispatch the requests from different masters to the same slave by using the fixed priority defined by the user in the MxPR field for each master inside the MATRIX\_PRAS and MATRIX\_PRBS Priority Registers. If two or more master requests are active at the same time, the master with the highest priority number MxPR is serviced first.

Inside intermediate priority pools, if two or more master requests with the same priority are active at the same time, the master with the highest number is serviced first.

#### 18.5.2.2 Round-Robin Arbitration

This algorithm is only used inside the highest and lowest priority pools. It allows the Bus Matrix arbiters to dispatch the requests from different masters to the same slave in a fair way. If two or more master requests are active at the same time inside the priority pool, they are serviced in a round-robin increasing master number order.



## 18.6 Write Protect Registers

To prevent any single software error that may corrupt MATRIX behavior, the entire MATRIX address space from address offset 0x000 to 0x1FC can be write-protected by setting the WPEN bit in the MATRIX Write Protect Mode Register (MATRIX WPMR).

If a write access to anywhere in the MATRIX address space from address offset 0x000 to 0x1FC is detected, then the WPVS flag in the MATRIX Write Protect Status Register (MATRIX\_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is reset by writing the MATRIX Write Protect Mode Register (MATRIX\_WPMR) with the appropriate access key WPKEY.

The protected registers are:

"Bus Matrix Master Configuration Registers"

"Bus Matrix Slave Configuration Registers"

"Bus Matrix Priority Registers A For Slaves"

"Bus Matrix Priority Registers B For Slaves"

"Bus Matrix Master Remap Control Register"



# 18.7 Bus Matrix (MATRIX) User Interface

Table 18-6. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Master Configuration Register 0	MATRIX_MCFG0	Read/Write	0x00000001
0x0004	Master Configuration Register 1	MATRIX_MCFG1	Read/Write	0x00000000
0x0008	Master Configuration Register 2	MATRIX_MCFG2	Read/Write	0x00000000
0x000C	Master Configuration Register 3	MATRIX_MCFG3	Read/Write	0x00000000
0x0010	Master Configuration Register 4	MATRIX_MCFG4	Read/Write	0x00000000
0x0014	Master Configuration Register 5	MATRIX_MCFG5	Read/Write	0x00000000
0x0018	Master Configuration Register 6	MATRIX_MCFG6	Read/Write	0x00000000
0x001C	Master Configuration Register 7	MATRIX_MCFG7	Read/Write	0x00000000
0x0020	Master Configuration Register 8	MATRIX_MCFG8	Read/Write	0x00000000
0x0024	Master Configuration Register 9	MATRIX_MCFG9	Read/Write	0x00000000
0x0028	Master Configuration Register 10	MATRIX_MCFG10	Read/Write	0x00000000
0x002C-0x003C	Reserved -		_	_
0x0040	Slave Configuration Register 0	MATRIX_SCFG0	Read/Write	0x000001FF
0x0044	Slave Configuration Register 1	MATRIX_SCFG1	Read/Write	0x000001FF
0x0048	Slave Configuration Register 2	MATRIX_SCFG2	Read/Write	0x000001FF
0x004C	Slave Configuration Register 3	MATRIX_SCFG3	Read/Write	0x000001FF
0x0050	Slave Configuration Register 4	MATRIX_SCFG4	Read/Write	0x000001FF
0x0054	Slave Configuration Register 5	MATRIX_SCFG5	Read/Write	0x000001FF
0x0058	Slave Configuration Register 6	MATRIX_SCFG6	Read/Write	0x000001FF
0x005C	Slave Configuration Register 7	MATRIX_SCFG7	Read/Write	0x000001FF
0x0060-0x007C	Reserved	_	_	_
0x0080	Priority Register A for Slave 0	MATRIX_PRAS0	Read/Write	0x00000000
0x0084	Priority Register B for Slave 0	MATRIX_PRBS0	Read/Write	0x00000000
0x0088	Priority Register A for Slave 1	MATRIX_PRAS1	Read/Write	0x00000000
0x008C	Priority Register B for Slave 1	MATRIX_PRBS1	Read/Write	0x00000000
0x0090	Priority Register A for Slave 2	MATRIX_PRAS2	Read/Write	0x00000000
0x0094	Priority Register B for Slave 2	MATRIX_PRBS2	Read/Write	0x00000000
0x0098	Priority Register A for Slave 3	MATRIX_PRAS3	Read/Write	0x00000000
0x009C	Priority Register B for Slave 3	MATRIX_PRBS3	Read/Write	0x00000000
0x00A0	Priority Register A for Slave 4	MATRIX_PRAS4	Read/Write	0x00000000
0x00A4	Priority Register B for Slave 4	MATRIX_PRBS4	Read/Write	0x00000000
0x00A8	Priority Register A for Slave 5	MATRIX_PRAS5	Read/Write	0x00000000
0x00AC	Priority Register B for Slave 5	MATRIX_PRBS5	Read/Write	0x00000000
0x00B0	Priority Register A for Slave 6	MATRIX_PRAS6	Read/Write	0x00000000
0x00B4	Priority Register B for Slave 6	MATRIX_PRBS6	Read/Write	0x00000000

Table 18-6. Register Mapping (Continued)

Offset	Register	Name	Access	Reset	
0x00B8	Priority Register A for Slave 7	MATRIX_PRAS7	Read/Write	0x00000000	
0x00BC	Priority Register B for Slave 7	MATRIX_PRBS7	Read/Write	0x00000000	
0x00C0-0x00FC	Reserved	-	_	_	
0x0100	Master Remap Control Register	MATRIX_MRCR	Read/Write	0x00000000	
0x0104-0x010C	Reserved	-	-	-	
0x0110-0x01E0	Chip Configuration Registers	-	_	-	
0x01E4	Write Protect Mode Register	MATRIX_WPMR	Read/Write	0x00000000	
0x01E8	Write Protect Status Register	MATRIX_WPSR	Read-only	0x00000000	



### 18.7.1 Bus Matrix Master Configuration Registers

Name: MATRIX\_MCFG0...MATRIX\_MCFG10

**Address:** 0xFFFFEA00

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	1	-	-	ı	_
23	22	21	20	19	18	17	16
_	_	_	-	-	-	ı	_
15	14	13	12	11	10	9	8
_	_	_	-	_	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	ULBT		

This register can only be written if the WPEN bit is cleared in the "Write Protect Mode Register".

### • ULBT: Undefined Length Burst Type

## 0: Unlimited Length Burst

No predicted end of burst is generated and therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.

### 1: Single Access

The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst.

#### 2: 4-beat Burst

The undefined length burst is split into 4-beat bursts, allowing re-arbitration at each 4-beat burst end.

#### 3: 8-beat Burst

The undefined length burst is split into 8-beat bursts, allowing re-arbitration at each 8-beat burst end.

### 4: 16-beat Burst

The undefined length burst is split into 16-beat bursts, allowing re-arbitration at each 16-beat burst end.

#### 5: 32-beat Burst

The undefined length burst is split into 32-beat bursts, allowing re-arbitration at each 32-beat burst end.

#### 6: 64-beat Burst

The undefined length burst is split into 64-beat bursts, allowing re-arbitration at each 64-beat burst end.

### 7: 128-beat Burst

The undefined length burst is split into 128-beat bursts, allowing re-arbitration at each 128-beat burst end.

Unless duly needed the ULBT should be let to its default 0 value for power saving.



### 18.7.2 Bus Matrix Slave Configuration Registers

Name: MATRIX\_SCFG0...MATRIX\_SCFG7

**Address:** 0xFFFFEA40

Access: Read/Write

Access.	rcad, vviic						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_		FIXED_D	EFMSTR		DEFMSTR_TYPE	
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	SLOT_CYCLE
7	6	5	4	3	2	1	0
			SLOT_	CYCLE			

This register can only be written if the WPEN bit is cleared in the "Write Protect Mode Register".

#### • SLOT CYCLE: Maximum Bus Grant Duration for Masters

When SLOT\_CYCLE AHB clock cycles have elapsed since the last arbitration, a new arbitration takes place so as to let an other master access this slave. If an other master is requesting the slave bus, then the current master burst is broken.

If SLOT\_CYCLE = 0, the Slot Cycle Limit feature is disabled and bursts always complete unless broken according to the ULBT.

This limit has been placed in order to enforce arbitration so as to meet potential latency constraints of masters waiting for slave access or in the particular case of a master performing back to back undefined length bursts indefinitely freezing the arbitration.

This limit must not be small. Unreasonably small values break every burst and the Bus Matrix arbitrates without performing any data transfer. The default maximum value is usually an optimal conservative choice.

In most cases this feature is not needed and should be disabled for power saving.

See "Slot Cycle Limit Arbitration" on page 139 for details.

#### DEFMSTR TYPE: Default Master Type

#### 0: No Default Master

At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.

This results in a one clock cycle latency for the first access of a burst transfer or for a single access.

### 1: Last Default Master

At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.

This results in not having one clock cycle latency when the last master tries to access the slave again.

### 2: Fixed Default Master

At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED\_DEFMSTR field.

This results in not having one clock cycle latency when the fixed master tries to access the slave again.



# • FIXED\_DEFMSTR: Fixed Default Master

This is the number of the Default Master for this slave. Only used if DEFMSTR\_TYPE is 2. Specifying the number of a master which is not connected to the selected slave is equivalent to setting DEFMSTR\_TYPE to 0.



# 18.7.3 Bus Matrix Priority Registers A For Slaves

Name: MATRIX\_PRAS0...MATRIX\_PRAS7

Address: 0xFFFFEA80 [0], 0xFFFFEA88 [1], 0xFFFFEA90 [2], 0xFFFFEA98 [3], 0xFFFFEAA0 [4], 0xFFFFEAA8 [5],

0xFFFFEAB0 [6], 0xFFFFEAB8 [7]

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	M7	PR	_	_	M6PR		
23	22	21	20	19	18	17	16	
_	_	M5PR		_	_	M4PR		
							_	
15	14	13	12	11	10	9	8	
_	_	M3	PR	_	_	M2	M2PR	
							_	
7	6	5	4	3	2	1	0	
_	_	M1	PR	_	_	M0PR		

This register can only be written if the WPEN bit is cleared in the "Write Protect Mode Register".

### . MxPR: Master x Priority

Fixed priority of Master x for accessing the selected slave. The higher the number, the higher the priority.

All the masters programmed with the same MxPR value for the slave make up a priority pool.

Round-Robin arbitration is used inside the lowest (MxPR = 0) and highest (MxPR = 3) priority pools.

Fixed priority is used inside intermediate priority pools (MxPR = 1) and (MxPR = 2).

See Section 18.5.2 "Arbitration Priority Scheme" for details.



# 18.7.4 Bus Matrix Priority Registers B For Slaves

Name: MATRIX\_PRBS0...MATRIX\_PRBS7

Address: 0xFFFFEA84 [0], 0xFFFFEA8C [1], 0xFFFFEA94 [2], 0xFFFFEA9C [3], 0xFFFFEAA4 [4], 0xFFFFEAAC [5],

0xFFFFEAB4 [6], 0xFFFFEABC [7]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	-	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	_	-	_	1	_
							_
15	14	13	12	11	10	9	8
_	_	_	-	-	-	M10	)PR
7	6	5	4	3	2	1	0
_	-	M9	PR	_	_	M8	PR

This register can only be written if the WPEN bit is cleared in the "Write Protect Mode Register".

### . MxPR: Master x Priority

Fixed priority of Master x for accessing the selected slave. The higher the number, the higher the priority.

All the masters programmed with the same MxPR value for the slave make up a priority pool.

Round-Robin arbitration is used inside the lowest (MxPR = 0) and highest (MxPR = 3) priority pools.

Fixed priority is used inside intermediate priority pools (MxPR = 1) and (MxPR = 2).

See Section 18.5.2 "Arbitration Priority Scheme" for details.

# 18.7.5 Bus Matrix Master Remap Control Register

Name: MATRIX\_MRCR
Address: 0xFFFFEB00
Access: Read/Write

Access.	Reau/wille						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	RCB10	RCB9	RCB8
7	6	5	4	3	2	1	0
RCB7	RCB6	RCB5	RCB4	RCB3	RCB2	RCB1	RCB0
	-	-	-	-	•	5.	-

This register can only be written if the WPEN bit is cleared in the "Write Protect Mode Register".

# • RCB: Remap Command Bit for Master x

0: Disable remapped address decoding for the selected Master

1: Enable remapped address decoding for the selected Master



# 18.7.6 Chip Configuration User Interface

Table 18-7. Register Mapping (Chip Configuration User Interface)

Offset	Register	Name	Access	Reset
0x0110	Bus Matrix TCM Configuration Register	CCFG_TCMR	Read/Write	0x00000000
0x0114	Reserved	_	_	_
0x0118	DDR Multi-Port Register	CCFG_DDRMPR	Read/Write	0x00000001
0x011C-0x0124	Reserved	_	_	_
0x0128	EBI Chip Select Assignment Register	CCFG_EBICSA	Read/Write	0x00070000
0x012C-0x01FC	Reserved	_	_	_

# 18.7.6.1 Bus Matrix TCM Configuration Register

Name: CCFG\_TCMR
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	_	1	-	1	_
23	22	21	20	19	18	17	16
_	_	ı	_	1	-	ı	_
15	14	13	12	11	10	9	8
_	_	-	-	TCM_NWS	_	_	-
7	6	5	4	3	2	1	0
DTCM_SIZE					ITCM <sub>.</sub>	_SIZE	

# • ITCM\_SIZE: Size of ITCM enabled memory block

000: 0 Kbyte (No ITCM Memory)

110: 32 Kbyte Others: Reserved

# • DTCM\_SIZE: Size of DTCM enabled memory block

000: 0 Kbyte (No DTCM Memory)

110: 32 Kbyte111: 64 KbyteOthers: Reserved

TCM\_NWS: TCM Wait State

0: No TCM Wait State

1: 1 TCM Wait State (only for ration 3:1 or 4:1)



# 18.7.6.2 Bus Matrix DDR Multi-Port Register

Name: CCFG\_DDRMPR

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_		ı	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	-	ı	_	_	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	-	-	-	DDRMP_DIS

# • DDRMP\_DIS: DDR Multi-Port Disable

0: Multi-Port is enabled

1: Multi-Port is disabled

# 18.7.6.3 EBI Chip Select Assignment Register

Name: CCFG EBICSA

Access: Read/Write

31	30	29	28	27	26	25	24
_	1	1	_	1	_	1	_
			-		-		-
23	22	21	20	19	18	17	16
_	ı	ı	_	-	DDR_DRIVE	EBI_0	DRIVE
							_
15	14	13	12	11	10	9	8
_	-	-	_	_	_	1	EBI_DBPUC
							_
7	6	5	4	3	2	1	0
_	1	EBI_CS5A	EBI_CS4A	EBI_CS3A	_	EBI_CS1A	_

### • EBI CS1A: EBI Chip Select 1 Assignment

0: EBI Chip Select 1 is assigned to the Static Memory Controller.

1: EBI Chip Select 1 is assigned to the SDRAM Controller.

### EBI\_CS3A: EBI Chip Select 3 Assignment

0: EBI Chip Select 3 is only assigned to the Static Memory Controller and EBI\_NCS3 behaves as defined by the SMC.

1: EBI Chip Select 3 is assigned to the Static Memory Controller and the SmartMedia Logic is activated.

### • EBI\_CS4A: EBI Chip Select 4 Assignment

0: EBI Chip Select 4 is only assigned to the Static Memory Controller and EBI\_NCS4 behaves as defined by the SMC.

1: EBI Chip Select 4 is assigned to the Static Memory Controller and the Compact Flash Logic Slot 0 is activated.

### • EBI\_CS5A: EBI Chip Select 5 Assignment

0: EBI Chip Select 5 is only assigned to the Static Memory Controller and EBI\_NCS5 behaves as defined by the SMC.

1: EBI Chip Select 5 is assigned to the Static Memory Controller and the Compact Flash Logic Slot 1 is activated.

#### • EBI DBPUC: EBI Data Bus Pull-up Configuration

0: EBI D0-D15 Data Bus bits are internally pulled-up to the VDDIOM1 power supply.

1: EBI D0-D15 Data Bus bits are not internally pulled-up.

### • EBI DRIVE: EBI I/O Drive Configuration

EBI I/O drive configuration allows to avoid overshoots and to give the best performance according to the bus load and external memories.

Value	Drive configuration	Conditions
00	Optimized for 1.8V powered memories with Low Drive	Maximum load capacitance < 30 pF
01	Optimized for 3.3V powered memories with Low Drive	Maximum load capacitance < 30 pF
10	Optimized for 1.8V powered memories with High Drive	Maximum load capacitance < 55 pF
11	Optimized for 3.3V powered memories with High Drive	Maximum load capacitance < 55 pF



# • DDR\_DRIVE: DDR2 Dedicated Port I/O Slew Rate Selection

DDR2 dedicated port I/O slew rate selection allows to avoid overshoots and to give the best performance according to the bus load and external memories.

0: Low Drive, optimized for load capacitance < 30 pF.

1: High Drive, optimized for load capacitance < 55 pF.

Note: This concerns only stand-alone DDR controller.



# 18.7.7 Write Protect Mode Register

Name: MATRIX\_WPMR
Address: 0xFFFEBE4
Access: Read/Write

30	29	28	27	26	25	24	
		WP	KEY				
22	21	20	19	18	17	16	
WPKEY							
14	13	12	11	10	9	8	
		WP	KEY				
e	E	4	2	2	4	0	
0	<u> </u>	4	3	Z	l l	U	
_	_	_	_	_	_	WPEN	
	30	22 21 14 13	30 29 28 WP  22 21 20  WP  14 13 12  WP	30 29 28 27 WPKEY  22 21 20 19 WPKEY  14 13 12 11 WPKEY	30 29 28 27 26  WPKEY  22 21 20 19 18  WPKEY  14 13 12 11 10  WPKEY	30 29 28 27 26 25  WPKEY  22 21 20 19 18 17  WPKEY  14 13 12 11 10 9  WPKEY	

For more details on MATRIX\_WPMR, refer to Section 18.6 "Write Protect Registers" on page 141.

### • WPEN: Write Protect ENable

0: Disables the Write Protect if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

1: Enables the Write Protect if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

Protects the entire MATRIX address space from address offset 0x000 to 0x1FC.

# • WPKEY: Write Protect KEY (Write-only)

Should be written at value 0x4D4154 ("MAT" in ASCII). Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



# 18.7.8 Write Protect Status Register

Name: MATRIX\_WPSR
Address: 0xFFFEBE8
Access: Read only

29	28	27	26	25	24
_	_	_	_	_	_
21	20	19	18	17	16
		WPVSRC			
13	12	11	10	9	8
		WPVSRC			
5	4	3	2	1	0
-	_	_	_	_	WPVS
	21	21 20	21 20 19 WPVSRC  13 12 11 WPVSRC	21 20 19 18 WPVSRC  13 12 11 10 WPVSRC	21 20 19 18 17  WPVSRC  13 12 11 10 9  WPVSRC

For more details on MATRIX\_WPSR, refer to Section 18.6 "Write Protect Registers" on page 141.

### • WPVS: Write Protect Violation Status

0: No Write Protect Violation has occurred since the last write of the MATRIX\_WPMR.

1: At least one Write Protect Violation has occurred since the last write of the MATRIX\_WPMR.


#### WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the register address offset in which a write access has been attempted. Otherwise it reads as 0.

# 19. External Memories

The product embeds two DDRSDR controllers: DDRSDRC0 and DDRSDRC1.

Figure 19-1. DDRSDR Controllers



- DDRSDRC0 is a multi-port DDRSDR controller, standalone. It supports only DDR2 and LPDDR devices. Its user interface is located at 0xFFFFE600.
- DDRSDRC1 is a single-port DDRSDR controller, embedded in EBI. It supports DDR2, LPDDR, SDR and LPSDR devices. Its user interface is located at 0xFFFFE400.

Both are described in Section 21. "DDR SDR SDRAM Controller (DDRSDRC)".

All references to SDR and LPSDR must be ignored for DDRSDRC0, multi-port DDRSDR controller.

All references to multi-port must be ignored for DDRSDRC1, DDRSDR controller embedded in EBI.



# 19.1 DDRSDRC0 Multi-port DDRSDR Controller

### 19.1.1 Description

The DDR2 Controller is dedicated to 4-port DDR2/LPDDR support. Data transfers are performed through a 16-bit data bus on one chip select. The DDR2 Controller operates with 1.8V Power Supply (VDDIOM0).

#### 19.1.2 Embedded Characteristics

#### 19.1.2.1 DDR2/LPDDR Controller


Four AHB Interfaces, Management of All Accesses Maximizes Memory Bandwidth and Minimizes Transaction Latency.

- Supports AHB Transfers:
  - Word, Half Word, Byte Access.
- Supports DDR-SDRAM 2, LPDDR
- Numerous Configurations Supported
  - 2K, 4K, 8K, 16K Row Address Memory Parts
  - DDR2 with Four Internal Banks
  - DDR2/LPDDR with 16-bit Data Path
  - One Chip Select for DDR2/LPDDR Device (256 Mbytes Address Space)
- Programming Facilities
  - Multibank Ping-pong Access (Up to 4 Banks Opened at Same Time = Reduces Average Latency of Transactions)
  - Timing Parameters Specified by Software
  - Automatic Refresh Operation, Refresh Rate is Programmable
  - Automatic Update of DS, TCR and PASR Parameters
- Energy-saving Capabilities
  - Self-refresh, Power-down and Deep Power Modes Supported
- Power-up Initialization by Software
- CAS Latency of 2, 3 Supported
- Reset function supported (DDR2)
- Auto Precharge Command Not Used
- On Die Termination not supported
- OCD mode not supported



# 19.1.3 DDR2 Controller Block Diagram

Figure 19-2. Organization of the DDR2





# 19.1.4 I/O Lines Description

Table 19-1. DDR2 I/O Lines Description

Name	Function	Туре	Active Level				
DDR2/LPDDR Controller							
DDR_D0-DDR_D15	Data Bus	I/O					
DDR_A0-DDR_A13	Address Bus	Output					
DDR_DQM0-DDR_DQM1	Data Mask	Output					
DDR_DQS0-DDR_DQS1	Data Strobe	Output					
DDR_VREF	Reference Voltage for DDR2 operations, typically 0.9V	Input					
DDR_CS	Chip Select	Output	Low				
DDR_CLK - #DDR_CLK	DDR2 Differential Clock	Output					
DDR_CKE	Clock enable	Output	High				
DDR_RAS	Row signal	Output	Low				
DDR_CAS	Column signal	Output	Low				
DDR_WE	Write enable	Output	Low				
DDR_BA0-DDR_BA1	Bank Select	Output					


# 19.1.5 Product Dependencies

The pins used for interfacing the DDR2 memory are not multiplexed with the PIO lines.

# 19.1.6 Implementation Example

The following hardware configuration is given for illustration only. The user should refer to the memory manufacturer web site to check current device availability.

Figure 19-3. Hardware Configuration - 2 x 8-bit DDR2



### 19.1.6.1 Software Configuration - 2 x 8-bit DDR2

The following configuration has to be performed:

• Initialize the DDR2 Controller depending on the DDR2 device and system bus frequency.

The DDR2 initialization sequence is described in Section 21.4.3 "DDR2-SDRAM Initialization".



# 19.2 External Bus Interface (EBI)

### 19.2.1 Description

The External Bus Interface (EBI) is designed to ensure the successful data transfer between several external devices and the embedded Memory Controller of an ARM-based device.

The Static Memory, DDR, SDRAM and ECC Controllers are all featured external Memory Controllers on the EBI. These external Memory Controllers are capable of handling several types of external memory and peripheral devices, such as SRAM, PROM, EPROM, EEPROM, Flash, DDR2 and SDRAM. The EBI operates with 1.8V or 3.3V Power Supply (VDDIOM1).

The EBI also supports the CompactFlash and the NAND Flash protocols via integrated circuitry that greatly reduces the requirements for external components. Furthermore, the EBI handles data transfers with up to six external devices, each assigned to six address spaces defined by the embedded Memory Controller. Data transfers are performed through a 16-bit or 32-bit data bus, an address bus of up to 26 bits, up to six chip select lines (NCS[5:0]) and several control pins that are generally multiplexed between the different external Memory Controllers.

#### 19.2.2 Embedded Characteristics

The SAM9G46 features an External Bus Interface to interface to a wide range of external memories and to any parallel peripheral.

#### 19.2.2.1 External Bus Interface

- Integrates Three External Memory Controllers:
  - Static Memory Controller
  - DDR2/SDRAM Controller
  - SLC NAND Flash ECC Controller
- Additional logic for NAND Flash and CompactFlash
- Optional Full 32-bit External Data Bus
- Up to 26-bit Address Bus (up to 64 Mbytes linear per chip select)
- Up to 6 chip selects, Configurable Assignment:
  - Static Memory Controller on NCS0
  - DDR2/SDRAM Controller (SDCS) or Static Memory Controller on NCS1
  - Static Memory Controller on NCS2
  - Static Memory Controller on NCS3, Optional NAND Flash support
  - Static Memory Controller on NCS4–NCS5, Optional CompactFlash support

### 19.2.2.2 Static Memory Controller

- 8-, 16- or 32-bit Data Bus
- Multiple Access Modes supported
  - Byte Write or Byte Select Lines
  - Asynchronous read in Page Mode supported (4- up to 32-byte page size)
- Multiple device adaptability
  - Control signals programmable setup, pulse and hold time for each Memory Bank
- Multiple Wait State Management
  - Programmable Wait State Generation
  - External Wait Request
  - Programmable Data Float Time
- Slow Clock mode supported



#### 19.2.2.3 DDR2/SDR Controller

- Supports DDR/LPDDR, SDR-SDRAM and LPSDR
- Numerous Configurations Supported
  - 2K, 4K, 8K, 16K Row Address Memory Parts
  - SDRAM with Four Internal Banks
  - SDR-SDRAM with 16- or 32- bit Data Path
  - DDR2/LPDDR with 16-bit Data Path
  - One Chip Select for SDRAM Device (256 Mbyte Address Space)
- Programming Facilities
  - Multibank Ping-pong Access (Up to 4 Banks Opened at Same Time = Reduces Average Latency of Transactions)
  - Timing Parameters Specified by Software
  - Automatic Refresh Operation, Refresh Rate is Programmable
  - Automatic Update of DS, TCR and PASR Parameters (LPSDR)
- Energy-saving Capabilities
  - Self-refresh, Power-down and Deep Power Modes Supported
- SDRAM Power-up Initialization by Software
- CAS Latency of 2, 3 Supported
- Auto Precharge Command Not Used
- SDR-SDRAM with 16-bit Datapath and Eight Columns Not Supported
  - Clock Frequency Change in Precharge Power-down Mode Not Supported


#### 19.2.2.4 NAND Flash Error Correction Code Controller

- Tracking the accesses to a NAND Flash device by triggering on the corresponding chip select
- Single bit error correction and 2-bit Random detection
- Automatic Hamming Code Calculation while writing
  - ECC value available in a register
- Automatic Hamming Code Calculation while reading
  - Error Report, including error flag, correctable error flag and word address being detected erroneous
  - Support 8- or 16-bit NAND Flash devices with 512-, 1024-, 2048- or 4096-bytes pages



# 19.2.3 EBI Block Diagram

Figure 19-4. Organization of the External Bus Interface



# 19.2.4 I/O Lines Description

Table 19-2. EBI I/O Lines Description

Name	Function	Туре	Active Level
	EBI	<u> </u>	
EBI_D0-EBI_D31	Data Bus	I/O	
EBI_A0-EBI_A25	Address Bus	Output	
EBI_NWAIT	External Wait Signal	Input	Low
	SMC		
EBI_NCS0-EBI_NCS5	Chip Select Lines	Output	Low
EBI_NWR0-EBI_NWR3	Write Signals	Output	Low
EBI_NRD	Read Signal	Output	Low
EBI_NWE	Write Enable	Output	Low
EBI_NBS0-EBI_NBS3	Byte Mask Signals	Output	Low
	EBI for NAND Flash Support		
EBI_NANDCS	NAND Flash Chip Select Line	Output	Low
EBI_NANDOE	NAND Flash Output Enable	Output	Low
EBI_NANDWE	NAND Flash Write Enable	Output	Low
	DDR2/SDRAM Controller		
EBI_SDCK, EBI_SDCK#	DDR2/SDRAM Differential Clock	Output	
EBI_SDCKE	DDR2/SDRAM Clock Enable	Output	High
EBI_SDCS	DDR2/SDRAM Controller Chip Select Line	Output	Low
EBI_BA0-EBI_BA1	Bank Select	Output	
EBI_SDWE	DDR2/SDRAM Write Enable	Output	Low
EBI_RAS - EBI_CAS	Row and Column Signal	Output	Low
EBI_SDA10	SDRAM Address 10 Line	Output	

The connection of some signals through the MUX logic is not direct and depends on the Memory Controller in use at the moment.

Table 19-3 details the connections between the two Memory Controllers and the EBI pins.

Table 19-3. EBI Pins and Memory Controllers I/O Lines Connections

EBIx Pins	SDRAM I/O Lines	SMC I/O Lines
EBI_NWR1/NBS1/CFIOR	NBS1	NWR1
EBI_A0/NBS0	Not Supported	SMC_A0
EBI_A1/NBS2/NWR2	Not Supported	SMC_A1
EBI_A[11:2]	SDRAMC_A[9:0]	SMC_A[11:2]
EBI_SDA10	SDRAMC_A10	Not Supported
EBI_A12	Not Supported	SMC_A12
EBI_A[14:13]	SDRAMC_A[12:11]	SMC_A[14:13]
EBI_A[25:15]	Not Supported	SMC_A[25:15]
EBI_D[31:0]	D[31:0]	D[31:0]



# 19.2.5 Application Example

#### 19.2.5.1 Hardware Interface

Table 19-4 details the connections to be applied between the EBI pins and the external devices for each Memory Controller.

Table 19-4. EBI Pins and External Static Devices Connections

	Pins of the SMC Interfaced Device							
Signals: EBI_	8-bit Static Device	2 x 8-bit Static Devices	16-bit Static Device	4 x 8-bit Static Devices	2 x 16-bit Static Devices	32-bit Static Device		
D0-D7	D0-D7	D0-D7	D0-D7	D0-D7	D0-D7	D0-D7		
D8-D15	_	D8-D15	D8-D15	D8-D15	D8-15	D8-15		
D16-D23	_	_	-	D16-D23	D16-D23	D16-D23		
D24-D31	_	_	-	D24-D31	D24-D31	D24-D31		
A0/NBS0	A0	_	NLB	_	NLB <sup>(3)</sup>	BE0 <sup>(5)</sup>		
A1/NWR2/NBS2	A1	A0	A0	WE <sup>(2)</sup>	NLB <sup>(4)</sup>	BE2 <sup>(5)</sup>		
A2-A25	A[2:25]	A[1:24]	A[1:24]	A[0:23]	A[0:23]	A[0:23]		
NCS0	CS	CS	CS	CS	CS	CS		
NCS1/DDRSDCS	CS	CS	CS	CS	CS	CS		
NCS2	CS	CS	CS	CS	CS	CS		
NCS3/NANDCS	CS	CS	CS	CS	CS	CS		
NCS4/CFCS0	CS	CS	CS	CS	CS	CS		
NCS5/CFCS1	CS	CS	CS	CS	CS	CS		
NRD/CFOE	OE	OE	OE	OE	OE	OE		
NWR0/NWE	WE	WE <sup>(1)</sup>	WE	WE <sup>(2)</sup>	WE	WE		
NWR1/NBS1	_	WE <sup>(1)</sup>	NUB	WE <sup>(2)</sup>	NUB <sup>(3)</sup>	BE1 <sup>(5)</sup>		
NWR3/NBS3	_	_	_	WE <sup>(2)</sup>	NUB <sup>(4)</sup>	BE3 <sup>(5)</sup>		

Notes:

- 1. NWR1 enables upper byte writes. NWR0 enables lower byte writes.
- 2. NWRx enables corresponding byte x writes. (x = 0,1,2 or 3)
- 3. NBS0 and NBS1 enable respectively lower and upper bytes of the lower 16-bit word.
- 4. NBS2 and NBS3 enable respectively lower and upper bytes of the upper 16-bit word.
- 5. BEx: Byte x Enable (x = 0, 1, 2 or 3)

Table 19-5. EBI Pins and External Device Connections

	Pins of the Interfaced Device						
	DDRC	SDRAMC		SMC			
Signals: EBI_	DDR2/LPDDR	SDRAM	CompactFlash	CompactFlash True IDE Mode	NAND Flash		
D0-D7	D0-D7	D0-D7	D0-D7	D0-D7	I/O0–I/O7		
D8-D15	D8-D15	D8-D15	D8-15	D8-15	I/O8-I/O15 <sup>(4)</sup>		
D16-D31	_	D16-D31	_	_	_		
A0/NBS0	_	_	A0	A0	_		
A1/NWR2/NBS2	_	_	A1	A1	_		
DQM0-DQM3	DQM0-DQM3	DQM0-DQM3	_	_	_		
DQS0-DQM1	DQS0-DQS1	_	_	_	_		
A2-A10	A[0:8]	A[0:8]	A[2:10]	A[2:10]	_		
A11	A9	A9	_	_	_		
SDA10	A10	A10	_	_	_		
A12	_	_	_	_	_		
A13–A14	A[11:12]	A[11:12]	_	_	_		
A15	A13	A13	_	_	_		
A16/BA0	BA0	BA0	_	_	_		
A17/BA1	BA1	BA1	_	_	_		
A18–A20	_	_	_	_	_		
A21/NANDALE	_	_	_	_	ALE		
A22/NANDCLE	_	_	REG	REG	CLE		
A23-A24	_	_	_	_	_		
A25	_	_	CFRNW <sup>(1)</sup>	CFRNW <sup>(1)</sup>	_		
NCS0	_	_	_	_	_		
NCS1/DDRSDCS	DDRCS	SDCS	_	_	_		
NCS2	_	_	_	_	_		
NCS3/NANDCS	_	_	_	_	CE <sup>(3)</sup>		
NCS4/CFCS0	_	_	CFCS0 <sup>(1)</sup>	CFCS0 <sup>(1)</sup>	_		
NCS5/CFCS1	_	_	CFCS1 <sup>(1)</sup>	CFCS1 <sup>(1)</sup>	_		
NANDOE	_	_	_	_	OE		
NANDWE	_	_	_	_	WE		
NRD/CFOE	_	_	OE	_	_		
NWR0/NWE/CFWE	_	_	WE	WE	_		
NWR1/NBS1/CFIOR	_	_	IOR	IOR	_		
NWR3/NBS3/CFIOW	_	_	IOW	IOW	_		
CFCE1	_	_	CE1	CS0	_		
CFCE2	_	_	CE2	CS1	_		
SDCK	СК	CLK	_	_	_		
SDCK#	CK#	_	_	_	_		
SDCKE	CKE	CKE	_	_	_		
RAS	RAS	RAS	_	_	_		



Table 19-5. **EBI Pins and External Device Connections (Continued)** 


		Pins of the Interfaced Device					
	DDRC	SDRAMC	SMC				
Signals: EBI_	DDR2/LPDDR	SDRAM	CompactFlash	CompactFlash True IDE Mode	NAND Flash		
CAS	CAS	CAS	_	_	_		
SDWE	WE	WE	_	_	_		
NWAIT <sup>(5)</sup>	_	_	WAIT	WAIT	-		
Pxx <sup>(2)</sup>	_	_	CD1 or CD2	CD1 or CD2	_		
Pxx <sup>(2)</sup>	_	_	_	_	CE <sup>(3)</sup>		
Pxx <sup>(2)</sup>	_	_	_	_	RDY		

- 1. Not directly connected to the CompactFlash slot. Permits the control of the bidirectional buffer between the EBI data bus and the CompactFlash slot.
- 2. Any PIO line.
- 3. CE connection depends on the NAND Flash. For standard NAND Flash devices, it must be connected to any free PIO line. For "CE don't care" NAND Flash devices, it can be either connected to NCS3/NANDCS or to any free PIO line.
- 4. I/O8-I/O15 pins used only for 16-bit NAND Flash device.
- 5. EBI\_NWAIT signal is multiplexed with PC15.

### 19.2.5.2 Connection Examples

Figure 19-5 shows an example of connections between the EBI and external devices.

Figure 19-5. **EBI Connections to Memory Devices** 



### 19.2.6 Product Dependencies

#### 19.2.6.1 I/O Lines

The pins used for interfacing the External Bus Interface may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the External Bus Interface pins to their peripheral function. If I/O lines of the External Bus Interface are not used by the application, they can be used for other purposes by the PIO Controller.

### 19.2.7 Functional Description

The EBI transfers data between the internal AHB Bus (handled by the Bus Matrix) and the external memories or peripheral devices. It controls the waveforms and the parameters of the external address, data and control buses and is composed of the following elements:

- the Static Memory Controller (SMC)
- the DDR2/SDRAM Controller (DDRSDRC)
- the ECC Controller (ECC)
- a chip select assignment feature that assigns an AHB address space to the external devices
- a multiplex controller circuit that shares the pins between the different Memory Controllers
- programmable CompactFlash support logic
- programmable NAND Flash support logic

### 19.2.7.1 Bus Multiplexing

The EBI offers a complete set of control signals that share the 32-bit data lines, the address lines of up to 26 bits and the control signals through a multiplex logic operating in function of the memory area requests.

Multiplexing is specifically organized in order to guarantee the maintenance of the address and output control lines at a stable state while no external access is being performed. Multiplexing is also designed to respect the data float times defined in the Memory Controllers. Furthermore, refresh cycles of the DDR2 and SDRAM are executed independently by the DDR SDR SDRAM Controller (DDRSDRC) without delaying the other external Memory Controller accesses.

#### 19.2.7.2 Pull-up Control

The EBI Chip Select Assignment Register (CCFG\_EBICSA) in Section 18.7.6 "Chip Configuration User Interface" permit enabling of on-chip pull-up resistors on the data bus lines not multiplexed with the PIO Controller lines. The pull-up resistors are enabled after reset. Setting the CCFG\_EBICSA.EBI\_DBPUC bit disables the pull-up resistors on the lines D0–D15. Enabling the pull-up resistor on the lines D16–D31 can be performed by programming the appropriate PIO controller.

#### 19.2.7.3 Static Memory Controller

For information on the Static Memory Controller, refer to Section 20. "Static Memory Controller (SMC)".

#### 19.2.7.4 DDR2SDRAM Controller

For information on the DDR2SDRAM Controller, refer to Section 21. "DDR SDR SDRAM Controller (DDRSDRC)".

#### 19.2.7.5 ECC Controller

For information on the ECC Controller, refer to Section 22. "Error Correction Code Controller (ECC)".

#### 19.2.7.6 CompactFlash Support

The External Bus Interface 0 integrates circuitry that interfaces to CompactFlash devices.

The CompactFlash logic is driven by the Static Memory Controller (SMC) on the NCS4 and/or NCS5 address space. Programming the EBI\_CS4A and/or EBI\_CS5A bit of the CCFG\_EBICSA register to the appropriate value enables this logic. (For details on this register, refer to the Section 18. "Bus Matrix (MATRIX)".) Access to an



external CompactFlash device is then made by accessing the address space reserved to NCS4 and/or NCS5 (i.e., between 0x5000 0000 and 0x5FFF FFFF for NCS4 and between 0x6000 0000 and 0x6FFF FFFF for NCS5).


All CompactFlash modes (Attribute Memory, Common Memory, I/O and True IDE) are supported but the signals \_IOIS16 (I/O and True IDE modes) and \_ATA SEL (True IDE mode) are not handled.

### I/O Mode, Common Memory Mode, Attribute Memory Mode and True IDE Mode

Within the NCS4 and/or NCS5 address space, the current transfer address is used to distinguish I/O mode, common memory mode, attribute memory mode and True IDE mode.

The different modes are accessed through a specific memory mapping as illustrated on Figure 19-6. A[23:21] bits of the transfer address are used to select the desired mode as described in Table 19-6.

Figure 19-6. CompactFlash Memory Mapping



Note: The A22 pin is used to drive the REG signal of the CompactFlash Device (except in True IDE mode).

Table 19-6. CompactFlash Mode Selection

A[23:21]	Mode Base Address	
000	Attribute Memory	
010	Common Memory	
100	I/O Mode	
110	True IDE Mode	
111	Alternate True IDE Mode	

#### **CFCE1 and CFCE2 Signals**

To cover all types of access, the SMC must be alternatively set to drive 8-bit data bus or 16-bit data bus. The odd byte access on the D[7:0] bus is only possible when the SMC is configured to drive 8-bit memory devices on the corresponding NCS pin (NCS4 or NCS5). The DBW field in the SMC MODE Register corresponding to the NCS4 and/or NCS5 address space must be set as shown in Table 19-7 to enable the required access type.

NBS1 and NBS0 are the byte selection signals from SMC and are available when the SMC is set in Byte Select mode on the corresponding Chip Select.

The CFCE1 and CFCE2 waveforms are identical to the corresponding NCSx waveform. For details on these waveforms and timings, refer to Section 20. "Static Memory Controller (SMC)".



Table 19-7. CFCE1 and CFCE2 Truth Table

Mode	CFCE2	CFCE1	DBW	Comment	SMC Access Mode
Attribute Memory	NBS1	NBS0	16 bits	Access to Even Byte on D[7:0]	Byte Select
	NBS1	NBS0	16 bits	Access to Even Byte on D[7:0]	Puto Coloct
Common Memory	NDOI	INDSU	TO DIES	Access to Odd Byte on D[15:8]	Byte Select
	1	0	8 bits	Access to Odd Byte on D[7:0]	
	NBS1	NBS0	16 bits	Access to Even Byte on D[7:0]	Puto Coloct
I/O Mode	INDOT	NDSU	10 0115	Access to Odd Byte on D[15:8]	Byte Select
	1	0	8 bits	Access to Odd Byte on D[7:0]	
True IDE Mode					
Task File	1	0	8 bits	Access to Even Byte on D[7:0]	
lask File	l	U	o dis	Access to Odd Byte on D[7:0]	
Data Pagintar	1	0	16 bits	Access to Even Byte on D[7:0]	Byte Select
Data Register	I	U	10 0115	Access to Odd Byte on D[15:8]	Byte Select
Alternate True IDE Mode					
Control Register	0	1	Dan't Care	Access to Fiver Distance DIZ-01	Don't Core
Alternate Status Read	0	1	Don't Care	Access to Even Byte on D[7:0]	Don't Care
Drive Address	0	1	8 bits	Access to Odd Byte on D[7:0]	
Standby Mode or Address Space is not assigned to CF	1	1	-	_	-

# **Read/Write Signals**

In I/O mode and True IDE mode, the CompactFlash logic drives the read and write command signals of the SMC on CFIOR and CFIOW signals, while the CFOE and CFWE signals are deactivated. Likewise, in common memory mode and attribute memory mode, the SMC signals are driven on the CFOE and CFWE signals, while the CFIOR and CFIOW are deactivated. Figure 19-7 on page 172 demonstrates a schematic representation of this logic.

Attribute memory mode, common memory mode and I/O mode are supported by setting the address setup and hold time on the NCS4 (and/or NCS5) chip select to the appropriate values. For details on these signal waveforms, please refer to Section 20. "Static Memory Controller (SMC)".



Figure 19-7. CompactFlash Read/Write Control Signals




Table 19-8. CompactFlash Mode Selection

Mode Base Address	CFOE	CFWE	CFIOR	CFIOW
Attribute Memory	NDD	NIMPO NIME	4	4
Common Memory	NRD	NWR0_NWE	1	1
I/O Mode	1	1	NRD	NWR0_NWE
True IDE Mode	0	1	NRD	NWR0_NWE

#### Multiplexing of CompactFlash Signals on EBI Pins

Table 19-9 and Table 19-10 illustrate the multiplexing of the CompactFlash logic signals with other EBI signals on the EBI pins. The EBI pins in Table 19-9 are strictly dedicated to the CompactFlash interface as soon as the EBI\_CS4A and/or EBI\_CS5A bits(s) of the EBI Chip Select Assignment Register in the Chip Configuration User Interface is/are set. These pins must not be used to drive any other memory devices.

The EBI pins in Table 19-10 remain shared between all memory areas when the corresponding CompactFlash interface is enabled (EBI\_CS4A = 1 and/or EBI\_CS5A = 1).

Table 19-9. Dedicated CompactFlash Interface Multiplexing

	CompactFlash Signals		EBI S	ignals
Pins	CS4A = 1	CS5A = 1	CS4A = 0	CS5A = 0
NCS4/CFCS0	CFCS0		NCS4	
NCS5/CFCS1		CFCS1		NCS5

Table 19-10. Shared CompactFlash Interface Multiplexing

	Access to CompactFlash Device	Access to Other EBI Devices
Pins	CompactFlash Signals	EBI Signals
NRD/CFOE	CFOE	NRD
NWR0/NWE/CFWE	CFWE	NWR0/NWE
NWR1/NBS1/CFIOR	CFIOR	NWR1/NBS1
NWR3/NBS3/CFIOW	CFIOW	NWR3/NBS3
A25/CFRNW	CFRNW	A25

# **Application Example**

Figure 19-8 illustrates an example of a CompactFlash application. CFCS0 and CFRNW signals are not directly connected to the CompactFlash slot 0, but do control the direction and the output enable of the buffers between the EBI and the CompactFlash Device. The timing of the CFCS0 signal is identical to the NCS4 signal. Moreover, the CFRNW signal remains valid throughout the transfer, as does the address bus. The CompactFlash \_WAIT signal is connected to the NWAIT input of the Static Memory Controller. For details on these waveforms and timings, refer to Section 20. "Static Memory Controller (SMC)".

EBI CompactFlash Connector D[15:0] D[15:0] DIR /OE A25/CFRNW NCS4/CFCS0 \_CD1 CD (PIO) CD2 /OE A[10:0] A[10:0] \_REG A22/REG \_OE NOE/CFOE NWE/CFWE \_WE NWR1/CFIOR \_IORD \_IOWR NWR3/CFIOW

Figure 19-8. CompactFlash Application Example

CFCE1

CFCE2

**NWAIT** 



\_CE1

\_CE2

\_WAIT

#### 19.2.7.7 NAND Flash Support


External Bus Interfaces integrate circuitry that interfaces to NAND Flash devices.

#### **External Bus Interface**

The NAND Flash logic is driven by the Static Memory Controller on the NCS3 address space. Programming the EBI\_CS3A field in the CCFG\_EBICSA register to the appropriate value enables the NAND Flash logic. For details on this register, refer to Section 18. "Bus Matrix (MATRIX)". Access to an external NAND Flash device is then made by accessing the address space reserved to NCS3 (i.e., between 0x4000 0000 and 0x4FFF FFFF).

The NAND Flash Logic drives the read and write command signals of the SMC on the NANDOE and NANDWE signals when the NCS3 signal is active. NANDOE and NANDWE are invalidated as soon as the transfer address fails to lie in the NCS3 address space. See Figure 19-10 for more information. For details on these waveforms, refer to Section 20. "Static Memory Controller (SMC)".


Figure 19-9. NAND Flash Signal Multiplexing on EBI Pins



# **NAND Flash Signals**

The address latch enable and command latch enable signals on the NAND Flash device are driven by address bits A22 and A21 of the EBI address bus. The command, address or data words on the data bus of the NAND Flash device are distinguished by using their address within the NCSx address space. The chip enable (CE) signal of the device and the ready/busy (R/B) signals are connected to PIO lines. The CE signal then remains asserted even when NCSx is not selected, preventing the device from returning to standby mode.

Figure 19-10. NAND Flash Application Example






# 19.2.8 Implementation Examples

The following hardware configurations are given for illustration only. The user should refer to the memory manufacturer web site to check current device availability.

#### 19.2.8.1 2 x 8-bit DDR2 on EBI

Figure 19-11. Hardware Configuration - 2 x 8-bit DDR2 on EBI



### Software Configuration - 2 x 8-bit DDR2 on EBI


- Assign EBI\_CS1 to the DDR2 controller by setting the EBI\_CS1A bit in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- Initialize the DDR2 Controller depending on the DDR2 device and system bus frequency.

The DDR2 initialization sequence is described in Section 21.4.3 "DDR2-SDRAM Initialization".



### 19.2.8.2 16-bit LPDDR on EBI

Figure 19-12. Hardware Configuration - 16-bit LPDDR on EBI



# Software Configuration - 16-bit LPDDR on EBI

The following configuration has to be performed:


- Assign EBI\_CS1 to the DDR2 controller by setting the bit EBI\_CS1A in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- Initialize the DDR2 Controller depending on the LPDDR device and system bus frequency.

The LPDDR initialization sequence is described in Section 21.4.2 "Low-power DDR1-SDRAM Initialization".



### 19.2.8.3 16-bit SDRAM

Figure 19-13. Hardware Configuration - 16-bit SDRAM



### **Software Configuration - 16-bit SDRAM**

The following configuration has to be performed:

- Assign the EBI CS1 to the SDRAM controller by setting the bit EBI\_CS1A in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency.


The Data Bus Width is to be programmed to 16 bits.

The SDRAM initialization sequence is described in Section 21.4.1 "SDR-SDRAM Initialization".



### 19.2.8.4 2 x 16-bit SDRAM

Figure 19-14. Hardware Configuration - 2 x 16-bit SDRAM



# **Software Configuration - 2 x 16-bit SDRAM**

The following configuration has to be performed:

- Assign the EBI CS1 to the SDRAM controller by setting the bit EBI\_CS1A in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency.


The Data Bus Width is to be programmed to 32 bits. The data lines D[16..31] are multiplexed with PIO lines and thus the dedicated PIOs must be programmed in peripheral mode in the PIO controller.

The SDRAM initialization sequence is described in Section 21.4.1 "SDR-SDRAM Initialization".



### 19.2.8.5 8-bit NAND Flash

Figure 19-15. Hardware Configuration - 8-bit NAND Flash




### **Software Configuration - 8-bit NAND Flash**

The following configuration has to be performed:

- Assign the EBI CS3 to the NAND Flash by setting the bit EBI\_CS3A in the EBI Chip Select Assignment Register located in the bus matrix memory space
- Reserve A21 / A22 for ALE / CLE functions. Address and Command Latches are controlled respectively by setting to 1 the address bit A21 and A22 during accesses.
- Configure a PIO line as an input to manage the Ready/Busy signal.
- Configure Static Memory Controller CS3 Setup, Pulse, Cycle and Mode accordingly to NAND Flash timings, the data bus width and the system bus frequency.

### 19.2.8.6 16-bit NAND Flash

Figure 19-16. Hardware Configuration - 16-bit NAND Flash




# **Software Configuration - 16-bit NAND Flash**

The software configuration is the same as for an 8-bit NAND Flash except for the data bus width programmed in the SMC MODE Register.



### 19.2.8.7 NOR Flash on NCS0

Figure 19-17. Hardware Configuration - NOR Flash on NCS0




### **Software Configuration - NOR Flash on NCS0**

The default configuration for the Static Memory Controller, byte select mode, 16-bit data bus, Read/Write controlled by Chip Select, allows boot on 16-bit non-volatile memory at slow clock.

For another configuration, configure the Static Memory Controller CS0 Setup, Pulse, Cycle and Mode depending on Flash timings and system bus frequency.

# 19.2.8.8 CompactFlash

Figure 19-18. Hardware Configuration - CompactFlash





# **Software Configuration - CompactFlash**


The following configuration has to be performed:

- Assign the EBI CS4 and/or EBI\_CS5 to the CompactFlash Slot 0 and/or Slot 1 by setting the bit EBI\_CS4A and/or EBI\_CS5A in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- The address line A23 is to select I/O (A23 = 1) or Memory mode (A23 = 0) and the address line A22 for REG function.
- A22, A23, CFRNW, CFS0, CFCS1, CFCE1 and CFCE2 signals are multiplexed with PIO lines and thus the dedicated PIOs must be programmed in peripheral mode in the PIO controller.
- Configure a PIO line as an output for CFRST and two others as an input for CFIRQ and CARD DETECT functions respectively.
- Configure SMC CS4 and/or SMC\_CS5 (for Slot 0 or 1) Setup, Pulse, Cycle and Mode accordingly to CompactFlash timings and system bus frequency.



# 19.2.8.9 CompactFlash True IDE

Figure 19-19. Hardware Configuration - CompactFlash True IDE





### **Software Configuration - CompactFlash True IDE**

The following configuration has to be performed:

- Assign the EBI CS4 and/or EBI\_CS5 to the CompactFlash Slot 0 and/or Slot 1 by setting the bit EBI\_CS4A and/or EBI\_CS5A in the EBI Chip Select Assignment Register located in the bus matrix memory space.
- The address line A21 is to select Alternate True IDE (A21 = 1) or True IDE (A21 = 0) modes.
- A21, CFRNW, CFS0, CFCS1, CFCE1 and CFCE2 signals are multiplexed with PIO lines and thus the dedicated PIOs must be programmed in peripheral mode in the PIO controller.
- Configure a PIO line as an output for CFRST and two others as an input for CFIRQ and CARD DETECT functions respectively.
- Configure SMC CS4 and/or SMC\_CS5 (for Slot 0 or 1) Setup, Pulse, Cycle and Mode accordingly to CompactFlash timings and system bus frequency.

### 19.2.9 Programmable I/O Lines Power Supplies and Drive Levels

The power supply pin VDDIOM1 accepts two voltage ranges. This allows the device to reach its maximum speed either out of 1.8V or 3.3V external memories.

The maximum speed is 133 MHz on the SDCK pin and #SDCK signals loaded with 10 pF. The load on data/address and control signals are 30 pF for power supply at 1.8V and 50 pF for power supply at 3.3V. The data lines frequency reaches 133 MHz in DDR2 mode. The other signals (control and address) do not go over 66 MHz.

The EBI I/Os accept two drive levels, HIGH and LOW. This allows to avoid overshoots and give the best performance according to the bus load and external memories. Refer to the EBI Chip Select Assignment Register for more details.

The voltage ranges and the drive level are determined by programming EBI\_DRIVE field in the EBI Chip Select Assignment Register.

At reset the selected default drive level is High.

At reset, the selected voltage defaults to 3.3V typical and power supply pins can accept either 1.8V or 3.3V. The user must make sure to program the EBI voltage range before getting the device out of its Slow Clock Mode.



# 20. Static Memory Controller (SMC)

# 20.1 Description

The Static Memory Controller (SMC) generates the signals that control the access to the external memory devices or peripheral devices. It has 6 Chip Selects and a 26-bit address bus. The 32-bit data bus can be configured to interface with 8-, 16-, or 32-bit external devices. Separate read and write control signals allow for direct memory and peripheral interfacing. Read and write signal waveforms are fully parametrizable.

The SMC can manage wait requests from external devices to extend the current access. The SMC is provided with an automatic slow clock mode. In slow clock mode, it switches from user-programmed waveforms to slow-rate specific waveforms on read and write signals. The SMC supports asynchronous burst read in page mode access for page size up to 32 bytes.

# 20.2 I/O Lines Description

Table 20-1. I/O Line Description

Name	Description	Туре	Active Level
NCS[7:0]	Static Memory Controller Chip Select Lines	Output	Low
NRD	Read Signal	Output	Low
NWR0/NWE	Write 0/Write Enable Signal	Output	Low
A0/NBS0	Address Bit 0/Byte 0 Select Signal	Output	Low
NWR1/NBS1	Write 1/Byte 1 Select Signal	Output	Low
A1/NWR2/NBS2	Address Bit 1/Write 2/Byte 2 Select Signal	Output	Low
NWR3/NBS3	Write 3/Byte 3 Select Signal	Output	Low
A[25:2]	Address Bus	Output	
D[31:0]	Data Bus	I/O	
NWAIT	External Wait Signal	Input	Low

# 20.3 Multiplexed Signals

Table 20-2. Static Memory Controller (SMC) Multiplexed Signals


Multiplexed Signals		als	Related Function
NWR0	NWE		Byte-write or byte-select access, see "Byte Write or Byte Select Access" on page 189
A0	NBS0		8-bit or 16-/32-bit data bus, see "Data Bus Width" on page 189
NWR1	NBS1		Byte-write or byte-select access, see "Byte Write or Byte Select Access" on page 189
A1	NWR2	NBS2	8-/16-bit or 32-bit data bus, see "Data Bus Width" on page 189.  Byte-write or byte-select access, see "Byte Write or Byte Select Access" on page 189
NWR3	NBS3		Byte-write or byte-select access, see "Byte Write or Byte Select Access" on page 189



# 20.4 Application Example

### 20.4.1 Hardware Interface

Figure 20-1. SMC Connections to Static Memory Devices



# 20.5 Product Dependencies

### 20.5.1 I/O Lines

The pins used for interfacing the Static Memory Controller may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the Static Memory Controller pins to their peripheral function. If I/O Lines of the SMC are not used by the application, they can be used for other purposes by the PIO Controller.

# 20.6 External Memory Mapping

The SMC provides up to 26 address lines, A[25:0]. This allows each chip select line to address up to 64 Mbytes of memory.

If the physical memory device connected on one chip select is smaller than 64 Mbytes, it wraps around and appears to be repeated within this space. The SMC correctly handles any valid access to the memory device within the page (see Figure 20-2).

A[25:0] is only significant for 8-bit memory, A[25:1] is used for 16-bit memory, A[25:2] is used for 32-bit memory.

NCS[0] - NCS[7] NCS7 Memory Enable NRD NCS6 Memory Enable **SMC** NWE NCS5 Memory Enable A[25:0] NCS4 Memory Enable D[31:0] NCS3 Memory Enable NCS<sub>2</sub> Memory Enable NCS1 Memory Enable NCS0 Memory Enable Output Enable Write Enable A[25:0] 8 or 16 or 32 D[31:0] or D[15:0] or D[7:0]

Figure 20-2. Memory Connections for Eight External Devices

### 20.7 Connection to External Devices

### 20.7.1 Data Bus Width

A data bus width of 8, 16, or 32 bits can be selected for each chip select. This option is controlled by the field DBW in SMC\_MODE (Mode Register) for the corresponding chip select.

Figure 20-3 shows how to connect a 512K x 8-bit memory on NCS2. Figure 20-4 shows how to connect a 512K x 16-bit memory on NCS2. Figure 20-5 shows two 16-bit memories connected as a single 32-bit memory

### 20.7.2 Byte Write or Byte Select Access

Each chip select with a 16-bit or 32-bit data bus can operate with one of two different types of write access: byte write or byte select access. This is controlled by the BAT field of the SMC\_MODE register for the corresponding chip select.



Figure 20-3. Memory Connection for an 8-bit Data Bus




Figure 20-4. Memory Connection for a 16-bit Data Bus





Figure 20-5. Memory Connection for a 32-bit Data Bus



### 20.7.2.1 Byte Write Access

Byte write access supports one byte write signal per byte of the data bus and a single read signal.

Note that the SMC does not allow boot in Byte Write Access mode.

- For 16-bit devices: the SMC provides NWR0 and NWR1 write signals for respectively byte0 (lower byte) and byte1 (upper byte) of a 16-bit bus. One single read signal (NRD) is provided.
  - Byte Write Access is used to connect 2 x 8-bit devices as a 16-bit memory.
- For 32-bit devices: NWR0, NWR1, NWR2 and NWR3, are the write signals of byte0 (lower byte), byte1, byte2 and byte 3 (upper byte) respectively. One single read signal (NRD) is provided.
  - Byte Write Access is used to connect 4 x 8-bit devices as a 32-bit memory.
  - Byte Write option is illustrated on Figure 20-6.


## 20.7.2.2 Byte Select Access

In this mode, read/write operations can be enabled/disabled at a byte level. One byte-select line per byte of the data bus is provided. One NRD and one NWE signal control read and write.

- For 16-bit devices: the SMC provides NBS0 and NBS1 selection signals for respectively byte0 (lower byte) and byte1 (upper byte) of a 16-bit bus.
  - Byte Select Access is used to connect one 16-bit device.
- For 32-bit devices: NBS0, NBS1, NBS2 and NBS3, are the selection signals of byte0 (lower byte), byte1, byte2 and byte 3 (upper byte) respectively. Byte Select Access is used to connect two 16-bit devices.

Figure 20-7 shows how to connect two 16-bit devices on a 32-bit data bus in Byte Select Access mode, on NCS3 (BAT = Byte Select Access).

Figure 20-6. Connection of 2 x 8-bit Devices on a 16-bit Bus: Byte Write Option





# 20.7.2.3 Signal Multiplexing

Depending on the BAT, only the write signals or the byte select signals are used. To save IOs at the external bus interface, control signals at the SMC interface are multiplexed. Table 20-3 shows signal multiplexing depending on the data bus width and the byte access type.

For 32-bit devices, bits A0 and A1 are unused. For 16-bit devices, bit A0 of address is unused. When Byte Select Option is selected, NWR1 to NWR3 are unused. When Byte Write option is selected, NBS0 to NBS3 are unused.




Figure 20-7. Connection of 2x16-bit Data Bus on a 32-bit Data Bus (Byte Select Option)

Table 20-3. SMC Multiplexed Signal Translation

Signal Name		32-bit Bus		16-bi	16-bit Bus	
Device Type	1x32-bit	2x16-bit	4 x 8-bit	1x16-bit	2 x 8-bit	1 x 8-bit
Byte Access Type (BAT)	Byte Select	Byte Select	Byte Write	Byte Select	Byte Write	
NBS0_A0	NBS0	NBS0		NBS0		A0
NWE_NWR0	NWE	NWE	NWR0	NWE	NWR0	NWE
NBS1_NWR1	NBS1	NBS1	NWR1	NBS1	NWR1	
NBS2_NWR2_A1	NBS2	NBS2	NWR2	A1	A1	A1
NBS3_NWR3	NBS3	NBS3	NWR3			

### 20.8 Standard Read and Write Protocols

In the following sections, the byte access type is not considered. Byte select lines (NBS0 to NBS3) always have the same timing as the A address bus. NWE represents either the NWE signal in byte select access type or one of the byte write lines (NWR0 to NWR3) in byte write access type. NWR0 to NWR3 have the same timings and protocol as NWE. In the same way, NCS represents one of the NCS[0..5] chip select lines.


#### 20.8.1 Read Waveforms

The read cycle is shown on Figure 20-8.

The read cycle starts with the address setting on the memory address bus, i.e.:

{A[25:2], A1, A0} for 8-bit devices {A[25:2], A1} for 16-bit devices A[25:2] for 32-bit devices.

Figure 20-8. Standard Read Cycle



#### 20.8.1.1 NRD Waveform

The NRD signal is characterized by a setup timing, a pulse width and a hold timing.

- 1. NRD\_SETUP: the NRD setup time is defined as the setup of address before the NRD falling edge;
- 2. NRD\_PULSE: the NRD pulse length is the time between NRD falling edge and NRD rising edge;
- 3. NRD HOLD: the NRD hold time is defined as the hold time of address after the NRD rising edge.

#### 20.8.1.2 NCS Waveform

Similarly, the NCS signal can be divided into a setup time, pulse length and hold time:

- 1. NCS RD SETUP: the NCS setup time is defined as the setup time of address before the NCS falling edge.
- 2. NCS\_RD\_PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- 3. NCS\_RD\_HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge.



### 20.8.1.3 Read Cycle

The NRD\_CYCLE time is defined as the total duration of the read cycle, i.e., from the time where address is set on the address bus to the point where address may change. The total read cycle time is equal to:

NRD\_CYCLE = NRD\_SETUP + NRD\_PULSE + NRD\_HOLD

= NCS\_RD\_SETUP + NCS\_RD\_PULSE + NCS\_RD\_HOLD

All NRD and NCS timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NRD and NCS timings are coherent, user must define the total read cycle instead of the hold timing. NRD CYCLE implicitly defines the NRD hold time and NCS hold time as:


NRD\_HOLD = NRD\_CYCLE - NRD SETUP - NRD PULSE

NCS\_RD\_HOLD = NRD\_CYCLE - NCS\_RD\_SETUP - NCS\_RD\_PULSE

### 20.8.1.4 Null Delay Setup and Hold

If null setup and hold parameters are programmed for NRD and/or NCS, NRD and NCS remain active continuously in case of consecutive read cycles in the same memory (see Figure 20-9).

Figure 20-9. No Setup, No Hold On NRD and NCS Read Signals



#### 20.8.1.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.



#### 20.8.2 Read Mode

As NCS and NRD waveforms are defined independently of one other, the SMC needs to know when the read data is available on the data bus. The SMC does not compare NCS and NRD timings to know which signal rises first. The READ\_MODE parameter in the SMC\_MODE register of the corresponding chip select indicates which signal of NRD and NCS controls the read operation.

## 20.8.2.1 Read is Controlled by NRD (READ\_MODE = 1):

Figure 20-10 shows the waveforms of a read operation of a typical asynchronous RAM. The read data is available  $t_{PACC}$  after the falling edge of NRD, and turns to 'Z' after the rising edge of NRD. In this case, the READ\_MODE must be set to 1 (read is controlled by NRD), to indicate that data is available with the rising edge of NRD. The SMC samples the read data internally on the rising edge of Master Clock that generates the rising edge of NRD, whatever the programmed waveform of NCS may be.





Figure 20-10. READ\_MODE = 1: Data is sampled by SMC before the rising edge of NRD

### 20.8.2.2 Read is Controlled by NCS (READ\_MODE = 0)

Figure 20-11 shows the typical read cycle of an LCD module. The read data is valid t<sub>PACC</sub> after the falling edge of the NCS signal and remains valid until the rising edge of NCS. Data must be sampled when NCS is raised. In that case, the READ\_MODE must be set to 0 (read is controlled by NCS): the SMC internally samples the data on the rising edge of Master Clock that generates the rising edge of NCS, whatever the programmed waveform of NRD may be.



Figure 20-11. READ\_MODE = 0: Data is sampled by SMC before the rising edge of NCS



### 20.8.3 Write Waveforms

The write protocol is similar to the read protocol. It is depicted in Figure 20-12. The write cycle starts with the address setting on the memory address bus.

#### 20.8.3.1 NWE Waveforms

The NWE signal is characterized by a setup timing, a pulse width and a hold timing.

- NWE\_SETUP: the NWE setup time is defined as the setup of address and data before the NWE falling edge;
- 2. NWE\_PULSE: The NWE pulse length is the time between NWE falling edge and NWE rising edge;
- 3. NWE\_HOLD: The NWE hold time is defined as the hold time of address and data after the NWE rising edge.


The NWE waveforms apply to all byte-write lines in Byte Write access mode: NWR0 to NWR3.

### 20.8.3.2 NCS Waveforms

The NCS signal waveforms in write operation are not the same that those applied in read operations, but are separately defined:

- 1. NCS WR SETUP: the NCS setup time is defined as the setup time of address before the NCS falling edge.
- 2. NCS\_WR\_PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge;
- 3. NCS\_WR\_HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge.

Figure 20-12. Write Cycle



### 20.8.3.3 Write Cycle

The write\_cycle time is defined as the total duration of the write cycle, that is, from the time where address is set on the address bus to the point where address may change. The total write cycle time is equal to:

NWE\_CYCLE = NWE\_SETUP + NWE\_PULSE + NWE\_HOLD

= NCS\_WR\_SETUP + NCS\_WR\_PULSE + NCS\_WR\_HOLD



All NWE and NCS (write) timings are defined separately for each chip select as an integer number of Master Clock cycles. To ensure that the NWE and NCS timings are coherent, the user must define the total write cycle instead of the hold timing. This implicitly defines the NWE hold time and NCS (write) hold times as:

NWE\_HOLD = NWE\_CYCLE - NWE\_SETUP - NWE\_PULSE NCS\_WR\_HOLD = NWE\_CYCLE - NCS\_WR\_SETUP - NCS\_WR\_PULSE

#### 20.8.3.4 Null Delay Setup and Hold

If null setup parameters are programmed for NWE and/or NCS, NWE and/or NCS remain active continuously in case of consecutive write cycles in the same memory (see Figure 20-13). However, for devices that perform write operations on the rising edge of NWE or NCS, such as SRAM, either a setup or a hold must be programmed.

MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0, A1 NWE, NWR0. NWR1. NWR2, NWR3 NCS D[31:0] NWE PULSE NWE PULSE NWE\_PULSE NCS\_WR\_PULSE NCS\_WR\_PULSE NCS\_WR\_PULSE NWE CYCLE NWE CYCLE NWE CYCLE

Figure 20-13. Null Setup and Hold Values of NCS and NWE in Write Cycle

#### 20.8.3.5 Null Pulse

Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to unpredictable behavior.

### 20.8.4 Write Mode


The WRITE\_MODE parameter in the SMC\_MODE register of the corresponding chip select indicates which signal controls the write operation.

### 20.8.4.1 Write is Controlled by NWE (WRITE\_MODE = 1):

Figure 20-14 shows the waveforms of a write operation with WRITE\_MODE set to 1. The data is put on the bus during the pulse and hold steps of the NWE signal. The internal data buffers are turned out after the NWE\_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NCS.




Figure 20-14. WRITE\_MODE = 1. The write operation is controlled by NWE



# 20.8.4.2 Write is Controlled by NCS (WRITE\_MODE = 0)

Figure 20-15 shows the waveforms of a write operation with WRITE\_MODE set to 0. The data is put on the bus during the pulse and hold steps of the NCS signal. The internal data buffers are turned out after the NCS\_WR\_SETUP time, and until the end of the write cycle, regardless of the programmed waveform on NWE.

Figure 20-15. WRITE\_MODE = 0. The write operation is controlled by NCS





# 20.8.5 Coding Timing Parameters

All timing parameters are defined for one chip select and are grouped together in one SMC\_REGISTER according to their type.

The SMC\_SETUP register groups the definition of all setup parameters:

NRD\_SETUP, NCS\_RD\_SETUP, NWE\_SETUP, NCS\_WR\_SETUP

The SMC\_PULSE register groups the definition of all pulse parameters:

NRD\_PULSE, NCS\_RD\_PULSE, NWE\_PULSE, NCS\_WR\_PULSE

The SMC\_CYCLE register groups the definition of all cycle parameters:

NRD CYCLE, NWE CYCLE

Table 20-4 shows how the timing parameters are coded and their permitted range.

Table 20-4. Coding and Range of Timing Parameters

			Permitted Range	
Coded Value	Number of Bits	Effective Value	Coded Value	Effective Value
setup [5:0]	6	128 x setup[5] + setup[4:0]	0 ≤ 31	0 ≤ 128 + 31
pulse [6:0]	7	256 x pulse[6] + pulse[5:0]	0 ≤ 63	0 ≤ 256 + 63
				0 ≤ 256 + 127
cycle [8:0]	9	256 x cycle[8:7] + cycle[6:0]	0 ≤ 127	0 ≤ 512 + 127
				0 ≤ 768 + 127

### 20.8.6 Reset Values of Timing Parameters

Table 20-8 gives the default value of timing parameters at reset.

### 20.8.7 Usage Restriction

The SMC does not check the validity of the user-programmed parameters. If the sum of SETUP and PULSE parameters is larger than the corresponding CYCLE parameter, this leads to unpredictable behavior of the SMC.

### For read operations:

Null but positive setup and hold of address and NRD and/or NCS can not be guaranteed at the memory interface because of the propagation delay of theses signals through external logic and pads. If positive setup and hold values must be verified, then it is strictly recommended to program non-null values so as to cover possible skews between address, NCS and NRD signals.

#### For write operations:

If a null hold value is programmed on NWE, the SMC can guarantee a positive hold of address, byte select lines, and NCS signal after the rising edge of NWE. This is true for WRITE\_MODE = 1 only. See "Early Read Wait State" on page 201.

For read and write operations: a null value for pulse parameters is forbidden and may lead to unpredictable behavior.

In read and write cycles, the setup and hold time parameters are defined in reference to the address bus. For external devices that require setup and hold time between NCS and NRD signals (read), or between NCS and NWE signals (write), these setup and hold times must be converted into setup and hold times in reference to the address bus.



# 20.9 Automatic Wait States

Under certain circumstances, the SMC automatically inserts idle cycles between accesses to avoid bus contention or operation conflict.

### 20.9.1 Chip Select Wait States

The SMC always inserts an idle cycle between 2 transfers on separate chip selects. This idle cycle ensures that there is no bus contention between the de-activation of one device and the activation of the next one.

During chip select wait state, all control lines are turned inactive: NBS0 to NBS3, NWR0 to NWR3, NCS[0..5], NRD lines are all set to 1.

Figure 20-16 illustrates a chip select wait state between access on Chip Select 0 and Chip Select 2.




Figure 20-16. Chip Select Wait State between a Read Access on NCS0 and a Write Access on NCS2

### 20.9.2 Early Read Wait State

In some cases, the SMC inserts a wait state cycle between a write access and a read access to allow time for the write cycle to end before the subsequent read cycle begins. This wait state is not generated in addition to a chip select wait state. The early read cycle thus only occurs between a write and read access to the same memory device (same chip select).

An early read wait state is automatically inserted if at least one of the following conditions is valid:

- if the write controlling signal has no hold time and the read controlling signal has no setup time (Figure 20-17).
- in NCS write controlled mode (WRITE\_MODE = 0), if there is no hold timing on the NCS signal and the NCS\_RD\_SETUP parameter is set to 0, regardless of the read mode (Figure 20-18). The write operation must end with a NCS rising edge. Without an Early Read Wait State, the write operation could not complete properly.



• in NWE controlled mode (WRITE\_MODE = 1) and if there is no hold timing (NWE\_HOLD = 0), the feedback of the write control signal is used to control address, data, chip select and byte select lines. If the external write control signal is not inactivated as expected due to load capacitances, an Early Read Wait State is inserted and address, data and control signals are maintained one more cycle. See Figure 20-19.

Figure 20-17. Early Read Wait State: Write with No Hold Followed by Read with No Setup





Figure 20-18. Early Read Wait State: NCS Controlled Write with No Hold Followed by a Read with No NCS Setup



MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0, A1 internal write controlling signal external write controlling signal (NWE) no hold read setup!= 1 NRD D[31:0] read cycle Early Read write cycle  $(READ\_MODE = 0 \text{ or } READ\_MODE = 1)$  $(WRITE\_MODE = 1)$ wait state '

Figure 20-19. Early Read Wait State: NWE-controlled Write with No Hold Followed by a Read with one Set-up Cycle

### 20.9.3 Reload User Configuration Wait State

The user may change any of the configuration parameters by writing the SMC user interface.

When detecting that a new user configuration has been written in the user interface, the SMC inserts a wait state before starting the next access. The so called "Reload User Configuration Wait State" is used by the SMC to load the new set of parameters to apply to next accesses.

The Reload Configuration Wait State is not applied in addition to the Chip Select Wait State. If accesses before and after re-programming the user interface are made to different devices (Chip Selects), then one single Chip Select Wait State is applied.

On the other hand, if accesses before and after writing the user interface are made to the same device, a Reload Configuration Wait State is inserted, even if the change does not concern the current Chip Select.

#### 20.9.3.1 User Procedure

To insert a Reload Configuration Wait State, the SMC detects a write access to any SMC\_MODE register of the user interface. If the user only modifies timing registers (SMC\_SETUP, SMC\_PULSE, SMC\_CYCLE registers) in the user interface, he must validate the modification by writing the SMC\_MODE, even if no change was made on the mode parameters.

The user must not change the configuration parameters of an SMC Chip Select (Setup, Pulse, Cycle, Mode) if accesses are performed on this CS during the modification. Any change of the Chip Select parameters, while fetching the code from a memory connected on this CS, may lead to unpredictable behavior. The instructions used to modify the parameters of an SMC Chip Select can be executed from the internal RAM or from a memory connected to another CS.



### 20.9.3.2 Slow Clock Mode Transition

A Reload Configuration Wait State is also inserted when the Slow Clock Mode is entered or exited, after the end of the current transfer (see "Slow Clock Mode" on page 214).

#### 20.9.4 Read to Write Wait State

Due to an internal mechanism, a wait cycle is always inserted between consecutive read and write SMC accesses.

This wait cycle is referred to as a read to write wait state in this document.

This wait cycle is applied in addition to chip select and reload user configuration wait states when they are to be inserted. See Figure 20-16 on page 201.

### 20.10 Data Float Wait States

Some memory devices are slow to release the external bus. For such devices, it is necessary to add wait states (data float wait states) after a read access:

- Before starting a read access to a different external memory
- Before starting a write access to the same device or to a different external one.

The Data Float Output Time  $(t_{DF})$  for each external memory device is programmed in the TDF\_CYCLES field of the SMC\_MODE register for the corresponding chip select. The value of TDF\_CYCLES indicates the number of data float wait cycles (between 0 and 15) before the external device releases the bus, and represents the time allowed for the data output to go to high impedance after the memory is disabled.

Data float wait states do not delay internal memory accesses. Hence, a single access to an external memory with long  $t_{DF}$  will not slow down the execution of a program from internal memory.

The data float wait states management depends on the READ\_MODE and the TDF\_MODE fields of the SMC\_MODE register for the corresponding chip select.

### **20.10.1 READ MODE**

Setting the READ\_MODE to 1 indicates to the SMC that the NRD signal is responsible for turning off the tri-state buffers of the external memory device. The Data Float Period then begins after the rising edge of the NRD signal and lasts TDF CYCLES MCK cycles.

When the read operation is controlled by the NCS signal (READ\_MODE = 0), the TDF field gives the number of MCK cycles during which the data bus remains busy after the rising edge of NCS.

Figure 20-20 illustrates the Data Float Period in NRD-controlled mode (READ\_MODE =1), assuming a data float period of 2 cycles (TDF\_CYCLES = 2). Figure 20-21 shows the read operation when controlled by NCS (READ\_MODE = 0) and the TDF\_CYCLES parameter equals 3.



Figure 20-20. TDF Period in NRD Controlled Read Access (TDF = 2)





Figure 20-21. TDF Period in NCS Controlled Read Operation (TDF = 3)





# 20.10.2 TDF Optimization Enabled (TDF\_MODE = 1)

When the TDF\_MODE of the SMC\_MODE register is set to 1 (TDF optimization is enabled), the SMC takes advantage of the setup period of the next access to optimize the number of wait states cycle to insert.


Figure 20-22 shows a read access controlled by NRD, followed by a write access controlled by NWE, on Chip Select 0. Chip Select 0 has been programmed with:

NRD HOLD = 4; READ MODE = 1 (NRD controlled)

NWE\_SETUP = 3; WRITE\_MODE = 1 (NWE controlled)

TDF\_CYCLES = 6; TDF\_MODE = 1 (optimization enabled).

Figure 20-22. TDF Optimization: No TDF wait states are inserted if the TDF period is over when the next access begins



### 20.10.3 TDF Optimization Disabled (TDF\_MODE = 0)

When optimization is disabled, tdf wait states are inserted at the end of the read transfer, so that the data float period is ended when the second access begins. If the hold period of the read1 controlling signal overlaps the data float period, no additional tdf wait states will be inserted.

Figure 20-23, Figure 20-24 and Figure 20-25 illustrate the cases:

- Read access followed by a read access on another chip select,
- Read access followed by a write access on another chip select,
- Read access followed by a write access on the same chip select,

with no TDF optimization.



Figure 20-23. TDF Optimization Disabled (TDF\_MODE = 0). TDF wait states between 2 read accesses on different chip selects





Figure 20-24. TDF\_MODE = 0: TDF wait states between a read and a write access on different chip selects





MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0, A1 read1 controlling signal (NRD) read1 hold = 1 write2 controlling signal  $TDF_CYCLES = 5$ (NWE) D[31:0] 4 TDF WAIT STATES read1 cycle TDF CYCLES = 5 write2 cycle Read to Write  $TDF_MODE = 0$ Wait State (optimization disabled)

Figure 20-25. TDF\_MODE = 0: TDF wait states between read and write accesses on the same chip select

### 20.11 External Wait

Any access can be extended by an external device using the NWAIT input signal of the SMC. The EXNW\_MODE field of the SMC\_MODE register on the corresponding chip select must be set to either to "10" (frozen mode) or "11" (ready mode). When the EXNW\_MODE is set to "00" (disabled), the NWAIT signal is simply ignored on the corresponding chip select. The NWAIT signal delays the read or write operation in regards to the read or write controlling signal, depending on the read and write modes of the corresponding chip select.

#### 20.11.1 Restriction

When one of the EXNW\_MODE is enabled, it is mandatory to program at least one hold cycle for the read/write controlling signal. For that reason, the NWAIT signal cannot be used in Page Mode ("Asynchronous Page Mode" on page 216), or in Slow Clock Mode ("Slow Clock Mode" on page 214).


The NWAIT signal is assumed to be a response of the external device to the read/write request of the SMC. Then NWAIT is examined by the SMC only in the pulse state of the read or write controlling signal. The assertion of the NWAIT signal outside the expected period has no impact on SMC behavior.

### 20.11.2 Frozen Mode

When the external device asserts the NWAIT signal (active low), and after internal synchronization of this signal, the SMC state is frozen, i.e., SMC internal counters are frozen, and all control signals remain unchanged. When the resynchronized NWAIT signal is deasserted, the SMC completes the access, resuming the access from the point where it was stopped. See Figure 20-26. This mode must be selected when the external device uses the NWAIT signal to delay the access and to freeze the SMC.

The assertion of the NWAIT signal outside the expected period is ignored as illustrated in Figure 20-27.


Figure 20-26. Write Access with NWAIT Assertion in Frozen Mode (EXNW\_MODE = 10)



NWE\_PULSE = 5 NCS\_WR\_PULSE = 7



Figure 20-27. Read Access with NWAIT Assertion in Frozen Mode (EXNW\_MODE = 10)



# 20.11.3 Ready Mode


In Ready mode (EXNW\_MODE = 11), the SMC behaves differently. Normally, the SMC begins the access by down counting the setup and pulse counters of the read/write controlling signal. In the last cycle of the pulse phase, the resynchronized NWAIT signal is examined.

If asserted, the SMC suspends the access as shown in Figure 20-28 and Figure 20-29. After deassertion, the access is completed: the hold step of the access is performed.

This mode must be selected when the external device uses deassertion of the NWAIT signal to indicate its ability to complete the read or write operation.

If the NWAIT signal is deasserted before the end of the pulse, or asserted after the end of the pulse of the controlling read/write signal, it has no impact on the access length as shown in Figure 20-29.

Figure 20-28. NWAIT Assertion in Write Access: Ready Mode (EXNW\_MODE = 11)



NWE\_PULSE = 5 NCS\_WR\_PULSE = 7



MCK A[25:2] NBS0, NBS1, NBS2, NBS3, A0,A1 Wait STATE 6 5 4 3 2 0 0 1 NCS 2 6 5 4 3 0 NRD **NWAIT** internally synchronized NWAIT signal Read cycle

EXNW\_MODE = 11(Ready mode) READ\_MODE = 0 (NCS\_controlled)

NRD\_PULSE = 7 NCS\_RD\_PULSE =7

Figure 20-29. NWAIT Assertion in Read Access: Ready Mode (EXNW\_MODE = 11)



Assertion is ignored

Assertion is ignored


# 20.11.4 NWAIT Latency and Read/Write Timings

There may be a latency between the assertion of the read/write controlling signal and the assertion of the NWAIT signal by the device. The programmed pulse length of the read/write controlling signal must be at least equal to this latency plus the 2 cycles of resynchronization + 1 cycle. Otherwise, the SMC may enter the hold state of the access without detecting the NWAIT signal assertion. This is true in frozen mode as well as in ready mode. This is illustrated on Figure 20-30.

When EXNW\_MODE is enabled (ready or frozen), the user must program a pulse length of the read and write controlling signal of at least:

minimal pulse length = NWAIT latency + 2 resynchronization cycles + 1 cycle

Figure 20-30. NWAIT Latency






# 20.12 Slow Clock Mode

The SMC is able to automatically apply a set of "slow clock mode" read/write waveforms when an internal signal driven by the Power Management Controller is asserted because MCK has been turned to a very slow clock rate (typically 32 kHz clock rate). In this mode, the user-programmed waveforms are ignored and the slow clock mode waveforms are applied. This mode is provided so as to avoid reprogramming the User Interface with appropriate waveforms at very slow clock rate. When activated, the slow mode is active on all chip selects.

#### 20.12.1 Slow Clock Mode Waveforms

Figure 20-31 illustrates the read and write operations in slow clock mode. They are valid on all chip selects. Table 20-5 indicates the value of read and write parameters in slow clock mode.

Figure 20-31. Read/write Cycles in Slow Clock Mode






Table 20-5. Read and Write Timing Parameters in Slow Clock Mode

	-		
Read Parameters	Duration (cycles)	Write Parameters	Duration (cycles)
NRD_SETUP	1	NWE_SETUP	1
NRD_PULSE	1	NWE_PULSE	1
NCS_RD_SETUP	0	NCS_WR_SETUP	0
NCS_RD_PULSE	2	NCS_WR_PULSE	3
NRD_CYCLE	2	NWE_CYCLE	3

# 20.12.2 Switching from (to) Slow Clock Mode to (from) Normal Mode

When switching from slow clock mode to the normal mode, the current slow clock mode transfer is completed at high clock rate, with the set of slow clock mode parameters. See Figure 20-32. The external device may not be fast enough to support such timings.

Figure 20-33 illustrates the recommended procedure to properly switch from one mode to the other.



Figure 20-32. Clock Rate Transition Occurs while the SMC is Performing a Write Operation





Figure 20-33. Recommended Procedure to Switch from Slow Clock Mode to Normal Mode or from Normal Mode to Slow Clock Mode





# 20.13 Asynchronous Page Mode

The SMC supports asynchronous burst reads in page mode, providing that the page mode is enabled in the SMC\_MODE register (PMEN field). The page size must be configured in the SMC\_MODE register (PS field) to 4, 8, 16 or 32 bytes.

The page defines a set of consecutive bytes into memory. A 4-byte page (resp. 8-, 16-, 32-byte page) is always aligned to 4-byte boundaries (resp. 8-, 16-, 32-byte boundaries) of memory. The MSB of data address defines the address of the page in memory, the LSB of address define the address of the data in the page as detailed in Table 20-6.

With page mode memory devices, the first access to one page ( $t_{pa}$ ) takes longer than the subsequent accesses to the page ( $t_{sa}$ ) as shown in Figure 20-34. When in page mode, the SMC enables the user to define different read timings for the first access within one page, and next accesses within the page.

Table 20-6. Page Address and Data Address within a Page

Page Size	Page Address <sup>(1)</sup>	Data Address in the Page <sup>(2)</sup>
4 bytes	A[25:2]	A[1:0]
8 bytes	A[25:3]	A[2:0]
16 bytes	A[25:4]	A[3:0]
32 bytes	A[25:5]	A[4:0]


Notes: 1. A denotes the address bus of the memory device

2. For 16-bit devices, the bit 0 of address is ignored. For 32-bit devices, bits [1:0] are ignored.

## 20.13.1 Protocol and Timings in Page Mode

Figure 20-34 shows the NRD and NCS timings in page mode access.

Figure 20-34. Page Mode Read Protocol (Address MSB and LSB are defined in Table 20-6)



The NRD and NCS signals are held low during all read transfers, whatever the programmed values of the setup and hold timings in the User Interface may be. Moreover, the NRD and NCS timings are identical. The pulse length of the first access to the page is defined with the NCS\_RD\_PULSE field of the SMC\_PULSE register. The pulse length of subsequent accesses within the page are defined using the NRD\_PULSE parameter.

The programming of the read timings in page mode is described in Table 20-7.

Table 20-7. Programming of Read Timings in Page Mode

Parameter	Value	Definition
READ_MODE	ʻx'	No impact
NCS_RD_SETUP	ʻx'	No impact
NCS_RD_PULSE	t <sub>pa</sub>	Access time of first access to the page
NRD_SETUP	ʻx'	No impact
NRD_PULSE	t <sub>sa</sub>	Access time of subsequent accesses in the page
NRD_CYCLE	ʻx'	No impact

The SMC does not check the coherency of timings. It will always apply the NCS\_RD\_PULSE timings as page access timing ( $t_{pa}$ ) and the NRD\_PULSE for accesses to the page ( $t_{sa}$ ), even if the programmed value for  $t_{pa}$  is shorter than the programmed value for  $t_{sa}$ .

# 20.13.2 Byte Access Type in Page Mode

The Byte Access Type configuration remains active in page mode. For 16-bit or 32-bit page mode devices that require byte selection signals, configure the BAT field of the SMC REGISTER to 0 (byte select access type).

#### 20.13.3 Page Mode Restriction

The page mode is not compatible with the use of the NWAIT signal. Using the page mode and the NWAIT signal may lead to unpredictable behavior.


#### 20.13.4 Sequential and Non-sequential Accesses

If the chip select and the MSB of addresses as defined in Table 20-6 are identical, then the current access lies in the same page as the previous one, and no page break occurs.

Using this information, all data within the same page, sequential or not sequential, are accessed with a minimum access time ( $t_{sa}$ ). Figure 20-35 illustrates access to an 8-bit memory device in page mode, with 8-byte pages. Access to D1 causes a page access with a long access time ( $t_{pa}$ ). Accesses to D3 and D7, though they are not sequential accesses, only require a short access time ( $t_{sa}$ ).

If the MSB of addresses are different, the SMC performs the access of a new page. In the same way, if the chip select is different from the previous access, a page break occurs. If two sequential accesses are made to the page mode memory, but separated by an other internal or external peripheral access, a page break occurs on the second access because the chip select of the device was deasserted between both accesses.





# 20.14 Programmable IO Delays

The external bus interface consists of a data bus, an address bus and control signals. The simultaneous switching outputs on these busses may lead to a peak of current in the internal and external power supply lines.

In order to reduce the peak of current in such cases, additional propagation delays can be adjusted independently for pad buffers by means of configuration registers, SMC\_DELAY1-8.

The additional programmable delays for each IO range from 0 to 4 ns (Worst Case PVT). The delay can differ between IOs supporting this feature. Delay can be modified per programming for each IO. The minimal additional delay that can be programmed on a PAD supporting this feature is 1/16 of the maximum programmable delay.

When programming 0x0 in fields "Delay1 to Delay 8", no delay is added (reset value) and the propagation delay of the pad buffers is the inherent delay of the pad buffer. When programming 0xF in field "Delay1" the propagation delay of the corresponding pad is maximal.

SMC\_DELAY1, SMC\_DELAY2 allow to configure delay on D[15:0], SMC\_DELAY1[3:0] corresponds to D[0] and SMC\_DELAY2[3:0] corresponds to D[8].

SMC\_DELAY3, SMC\_DELAY4 allow to configure delay on D[31:16], SMC\_DELAY3[3:0] corresponds to D[16] and SMC\_DELAY4[3:0] corresponds to D[24]. In case of multiplexing through the PIO controller, refer to the alternate function of D[31:16].

SMC\_DELAY5, 6, 7 and 8 allow to configure delay on A[25:0], SMC\_DELAY5[3:0] corresponds to A[0]. In case of multiplexing through the PIO controller, refer to the alternate function of A[25:0].

D\_in[0] SMC D\_out[0] D[0] Programmable Delay Line DELAY1 D\_in[1] D\_out[1] D[1] Programmable Delay Line DELAY2 PIO ■ D\_in[n] D\_out[n] D[n] Programmable Delay Line **DELAYx** PIO A[m]A[m] Programmable Delay Line

Figure 20-36. Programmable IO Delays

DELAYy



# 20.15 Static Memory Controller (SMC) User Interface

The SMC is programmed using the registers listed in Table 20-8. For each chip select, a set of 4 registers is used to program the parameters of the external device connected on it. In Table 20-8, "CS\_number" denotes the chip select number. 16 bytes (0x10) are required per chip select.

The user must complete writing the configuration by writing any one of the SMC\_MODE registers.

Table 20-8. Register Mapping

Offset	Register	Name	Access	Reset
0x10 x CS_number + 0x00	SMC Setup Register	SMC_SETUP	Read/Write	0x01010101
0x10 x CS_number + 0x04	SMC Pulse Register	SMC_PULSE	Read/Write	0x01010101
0x10 x CS_number + 0x08	SMC Cycle Register	SMC_CYCLE	Read/Write	0x00030003
0x10 x CS_number + 0x0C	SMC Mode Register	SMC_MODE	Read/Write	0x10001000
0xC0	SMC Delay on I/O	SMC_DELAY1	Read/Write	0x00000000
0xC4	SMC Delay on I/O	SMC_DELAY2	Read/Write	0x00000000
0xC8	SMC Delay on I/O	SMC_DELAY3	Read/Write	0x00000000
0xCC	SMC Delay on I/O	SMC_DELAY4	Read/Write	0x00000000
0xD0	SMC Delay on I/O	SMC_DELAY5	Read/Write	0x00000000
0xD4	SMC Delay on I/O	SMC_DELAY6	Read/Write	0x00000000
0xD8	SMC Delay on I/O	SMC_DELAY7	Read/Write	0x00000000
0xDC	SMC Delay on I/O	SMC_DELAY8	Read/Write	0x00000000
0xEC-0xFC	Reserved	_	-	_

## 20.15.1 SMC Setup Register

Name: SMC\_SETUP[0..5]

Address: 0xFFFFE800 [0], 0xFFFFE810 [1], 0xFFFFE820 [2], 0xFFFFE830 [3], 0xFFFFE840 [4], 0xFFFFE850 [5]

Access: Read/Write

31	30	29	28	27	26	25	24
_	-			NCS_RD	_SETUP		
23	22	21	20	19	18	17	16
_	-			NRD_S	SETUP		
15	14	13	12	11	10	9	8
_	-			NCS_WF	R_SETUP		
7	6	5	4	3	2	1	0
_	_			NWE_	SETUP		

#### • NWE\_SETUP: NWE Setup Length

The NWE signal setup length is defined as:

NWE setup length = (128 \* NWE\_SETUP[5] + NWE\_SETUP[4:0]) clock cycles

# • NCS\_WR\_SETUP: NCS Setup Length in WRITE Access

In write access, the NCS signal setup length is defined as:

NCS setup length = (128 \* NCS\_WR\_SETUP[5] + NCS\_WR\_SETUP[4:0]) clock cycles

# • NRD\_SETUP: NRD Setup Length

The NRD signal setup length is defined in clock cycles as:

NRD setup length = (128 \* NRD\_SETUP[5] + NRD\_SETUP[4:0]) clock cycles

#### NCS RD SETUP: NCS Setup Length in READ Access

In read access, the NCS signal setup length is defined as:

NCS setup length = (128 \* NCS\_RD\_SETUP[5] + NCS\_RD\_SETUP[4:0]) clock cycles



## 20.15.2 SMC Pulse Register

Name: SMC\_PULSE[0..5]

Address: 0xFFFFE804 [0], 0xFFFFE814 [1], 0xFFFFE824 [2], 0xFFFFE834 [3], 0xFFFFE844 [4], 0xFFFFE854 [5]

Access: Read/Write

31	30	29	28	27	24								
_				NCS_RD_PULSE	ICS_RD_PULSE								
23	22	21	20	19 18 17									
_				NRD_PULSE									
15	14	13	12	11	10	9	8						
_				NCS_WR_PULSE									
7	6	5	4	3	2	1	0						
_				NWE_PULSE									

# NWE\_PULSE: NWE Pulse Length

The NWE signal pulse length is defined as:

NWE pulse length = (256 \* NWE\_PULSE[6] + NWE\_PULSE[5:0]) clock cycles

The NWE pulse length must be at least 1 clock cycle.

#### • NCS WR PULSE: NCS Pulse Length in WRITE Access

In write access, the NCS signal pulse length is defined as:

NCS pulse length = (256 \* NCS\_WR\_PULSE[6] + NCS\_WR\_PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

# • NRD\_PULSE: NRD Pulse Length

In standard read access, the NRD signal pulse length is defined in clock cycles as:

NRD pulse length = (256 \* NRD\_PULSE[6] + NRD\_PULSE[5:0]) clock cycles

The NRD pulse length must be at least 1 clock cycle.

In page mode read access, the NRD\_PULSE parameter defines the duration of the subsequent accesses in the page.

# • NCS\_RD\_PULSE: NCS Pulse Length in READ Access

In standard read access, the NCS signal pulse length is defined as:

NCS pulse length = (256 \* NCS\_RD\_PULSE[6] + NCS\_RD\_PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

In page mode read access, the NCS RD PULSE parameter defines the duration of the first access to one page.



# 20.15.3 SMC Cycle Register

Name: SMC\_CYCLE[0..5]

**Address:** 0xFFFFE808 [0], 0xFFFFE818 [1], 0xFFFFE828 [2], 0xFFFFE838 [3], 0xFFFFE848 [4], 0xFFFFE858 [5]

Access: Read/Write

Access.	rcad, vviito													
31	30	29	28	27	26	25	24							
_	_	_	_	_	_	-	NRD_CYCLE							
23	22	21	20	19	18	17	16							
	NRD_CYCLE													
						_	_							
15	14	13	12	11	10	9	8							
_	_	-	_	_	_	-	NWE_CYCLE							
-														
7	6	5	4	3	2	1	0							
			NWE_	CYCLE										

### • NWE\_CYCLE: Total Write Cycle Length

The total write cycle length is the total duration in clock cycles of the write cycle. It is equal to the sum of the setup, pulse and hold steps of the NWE and NCS signals. It is defined as:

Write cycle length = (NWE\_CYCLE[8:7] \* 256 + NWE\_CYCLE[6:0]) clock cycles

#### NRD\_CYCLE: Total Read Cycle Length

The total read cycle length is the total duration in clock cycles of the read cycle. It is equal to the sum of the setup, pulse and hold steps of the NRD and NCS signals. It is defined as:

Read cycle length = (NRD\_CYCLE[8:7] \* 256 + NRD\_CYCLE[6:0]) clock cycles



## 20.15.4 SMC MODE Register

Name: SMC\_MODE[0..5]

**Address:** 0xFFFFE80C [0], 0xFFFFE81C [1], 0xFFFFE82C [2], 0xFFFFE83C [3], 0xFFFFE84C [4], 0xFFFFE85C [5]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_		PS	_	-	_	PMEN
23	22	21	20	19	17	16	
_	_	_	TDF_MODE		TDF_C	YCLES	
15	14	13	12	11	10	9	8
_	_	C	DBW	_	-	_	BAT
_	_	_		_	_		_
7	6	5	4	3	2	1	0
_	_	EXNV	V_MODE	_	-	WRITE_MODE	READ_MODE

#### READ MODE:

- 1: The read operation is controlled by the NRD signal.
  - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NRD.
  - If TDF optimization is enabled (TDF\_MODE =1), TDF wait states are inserted after the setup of NRD.
- 0: The read operation is controlled by the NCS signal.
  - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NCS.
  - If TDF optimization is enabled (TDF\_MODE =1), TDF wait states are inserted after the setup of NCS.

### WRITE\_MODE

- 1: The write operation is controlled by the NWE signal.
  - If TDF optimization is enabled (TDF\_MODE =1), TDF wait states will be inserted after the setup of NWE.
- 0: The write operation is controlled by the NCS signal.
  - If TDF optimization is enabled (TDF\_MODE =1), TDF wait states will be inserted after the setup of NCS.

### EXNW\_MODE: NWAIT Mode

The NWAIT signal is used to extend the current read or write signal. It is only taken into account during the pulse phase of the read and write controlling signal. When the use of NWAIT is enabled, at least one cycle hold duration must be programmed for the read and write controlling signal.

EXNW	_MODE	NWAIT Mode
0	0	Disabled
0	1	Reserved
1	0	Frozen Mode
1	1	Ready Mode

- Disabled Mode: The NWAIT input signal is ignored on the corresponding Chip Select.
- Frozen Mode: If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped.
- Ready Mode: The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high.



## • BAT: Byte Access Type

This field is used only if DBW defines a 16- or 32-bit data bus.

- 1: Byte write access type:
  - Write operation is controlled using NCS, NWR0, NWR1, NWR2, NWR3.
  - Read operation is controlled using NCS and NRD.
- 0: Byte select access type:
  - Write operation is controlled using NCS, NWE, NBS0, NBS1, NBS2 and NBS3
  - Read operation is controlled using NCS, NRD, NBS0, NBS1, NBS2 and NBS3

### · DBW: Data Bus Width

DE	BW	Data Bus Width
0	0	8-bit bus
0	1	16-bit bus
1	0	32-bit bus
1	1	Reserved

#### TDF CYCLES: Data Float Time

This field gives the integer number of clock cycles required by the external device to release the data after the rising edge of the read controlling signal. The SMC always provide one full cycle of bus turnaround after the TDF\_CYCLES period. The external bus cannot be used by another chip select during TDF\_CYCLES + 1 cycles. From 0 up to 15 TDF\_CYCLES can be set.

#### • TDF\_MODE: TDF Optimization

- 1: TDF optimization is enabled.
  - The number of TDF wait states is optimized using the setup period of the next read/write access.
- 0: TDF optimization is disabled.
  - The number of TDF wait states is inserted before the next access begins.

#### PMEN: Page Mode Enabled

- 1: Asynchronous burst read in page mode is applied on the corresponding chip select.
- 0: Standard read is applied.

## PS: Page Size

If page mode is enabled, this field indicates the size of the page in bytes.

Р	S	Page Size
0	0	4-byte page
0	1	8-byte page
1	0	16-byte page
1	1	32-byte page



# 20.15.5 SMC DELAY I/O Register

Name: SMC\_DELAY 1-8

Address: 0xFFFFE8C0 [1], 0xFFFFE8C4 [2], 0xFFFFE8C8 [3], 0xFFFFE8CC [4], 0xFFFFE8D0 [5], 0xFFFFE8D4 [6],

0xFFFFE8D8 [7], 0xFFFFE8DC [8]

Access: Read/Write

31	30	29	28	27	26	25	24					
	Del	ay8		Delay7								
23	22	21	20	19	18	17	16					
	Del	ay6			Del	ay5						
15	14	13	12	9	8							
	Del	ay4			Del	ay3						
7	6	5	4	3	2	1	0					
	Del	ay2			Del	ay1						

# • Delay x

Gives the number of elements in the delay line.

# 21. DDR SDR SDRAM Controller (DDRSDRC)

# 21.1 Description

The DDR SDR SDRAM Controller (DDRSDRC) is a multiport memory controller. It comprises four slave AHB interfaces. All simultaneous accesses (four independent AHB ports) are interleaved to maximize memory bandwidth and minimize transaction latency due to SDRAM protocol.

The DDRSDRC extends the memory capabilities of a chip by providing the interface to an external 16-bit or 32-bit SDR-SDRAM device and external 16-bit DDR-SDRAM device. The page size supports ranges from 2048 to 16384 and the number of columns from 256 to 4096. It supports byte (8-bit), half-word (16-bit) and word (32-bit) accesses.

The DDRSDRC supports a read or write burst length of 8 locations which frees the command and address bus to anticipate the next command, thus reducing latency imposed by the SDRAM protocol and improving the SDRAM bandwidth. Moreover it keeps track of the active row in each bank, thus maximizing SDRAM performance, e.g., the application may be placed in one bank and data in the other banks. So as to optimize performance, it is advisable to avoid accessing different rows in the same bank. The DDRSDRC supports a CAS latency of 2 or 3 and optimizes the read access depending on the frequency.

The features of self refresh, power-down and deep power-down modes minimize the consumption of the SDRAM device.

The DDRSDRC user interface is compliant with ARM Advanced Peripheral Bus (APB rev2).

Note: The term "SDRAM device" regroups SDR-SDRAM, Low-power SDR-SDRAM, Low-power DDR1-SDRAM and DDR2-SDRAM devices.




## 21.2 Embedded Characteristics

- AMBA Compliant Interface, interfaces Directly to the ARM Advanced High performance Bus (AHB)
  - Four AHB Interfaces, Management of All Accesses Maximizes Memory Bandwidth and Minimizes Transaction Latency
  - AHB Transfer: Word, Half Word, Byte Access
- Supports DDR2-SDRAM, Low-power DDR1-SDRAM or DDR2-SDRAM, SDR-SDRAM and Low-power SDR-SDRAM
- Numerous Configurations Supported
  - 2K, 4K, 8K, 16K Row Address Memory Parts
  - SDRAM with Four Internal Banks
  - SDR-SDRAM with 16- or 32-bit Data Path
  - DDR-SDRAM with 16-bit Data Path
  - One Chip Select for SDRAM Device (256 Mbyte Address Space)
- Programming Facilities
  - Multibank Ping-pong Access (Up to or 4 Banks Opened at Same Time = Reduces Average Latency of Transactions)
  - Timing Parameters Specified by Software
  - Automatic Refresh Operation, Refresh Rate is Programmable
  - Automatic Update of DS, TCR and PASR Parameters (Low-power SDRAM Devices)
- Energy-saving Capabilities
  - Self-refresh, Power-down, Active Power-down and Deep Power-down Modes Supported
- SDRAM Power-up Initialization by Software
- CAS Latency of 2, 3 Supported
- Reset Function Supported (DDR2-SDRAM)
- ODT (On-die Termination) Not Supported
- Auto Precharge Command Not Used
- SDR-SDRAM with 16-bit Datapath and Eight Columns Not Supported
- DDR2-SDRAM with Eight Internal Banks Not Supported
- SDR-SDRAM or Low-power DDR1-SDRAM with 2 Internal Banks Not Supported
- Clock Frequency Change in Precharge Power-down Mode Not Supported
- OCD (Off-chip Driver) Mode Not Supported



# 21.3 DDRSDRC Module Diagram

Figure 21-1. DDRSDRC Module Diagram



DDRSDRC is partitioned in two blocks (see Figure 21-1):

- An Interconnect-Matrix that manages concurrent accesses on the AHB bus between four AHB masters and integrates an arbiter.
- A controller that translates AHB requests (Read/Write) in the SDRAM protocol.



# 21.4 Initialization Sequence

The addresses given are for example purposes only. The real address depends on implementation in the product.

#### 21.4.1 SDR-SDRAM Initialization

The initialization sequence is generated by software. The SDR-SDRAM devices are initialized by the following sequence:

- 1. Program the memory device type into the Memory Device Register (see Section 21.8.8 on page 267).
- 2. Program the features of the SDR-SDRAM device into the Timing Register (asynchronous timing (trc, tras, etc.)), and into the Configuration Register (number of columns, rows, CAS latency) (see Section 21.8.3 on page 258, Section 21.8.4 on page 261 and Section 21.8.5 on page 263).
- 3. For low-power SDRAM, temperature-compensated self refresh (TCSR), drive strength (DS) and partial array self refresh (PASR) must be set in the Low-power Register (see Section 21.8.7 on page 265).

Note: A minimum pause of 200 µs must be respected to precede any signal toggle.

- 4. A NOP command is issued to the SDR-SDRAM. Program NOP command into Mode Register, the application must configure the MODE field value to 1 in the Mode Register (See Section 21.8.1 on page 256). Perform a write access to any SDR-SDRAM address to acknowledge this command. Now the clock which drives SDR-SDRAM device is enabled.
- An all banks precharge command is issued to the SDR-SDRAM. Program all banks precharge command into Mode Register, the application must configure the MODE field value to 2 in the Mode Register (See Section 21.8.1 on page 256). Perform a write access to any SDR-SDRAM address to acknowledge this command.
- Eight auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into Mode
  Register, the application must configure the MODE field value to 4 in the Mode Register (see Section 21.8.1
  on page 256). Performs a write access to any SDR-SDRAM location eight times to acknowledge these
  commands.
- 7. A Mode Register set (MRS) cycle is issued to program the parameters of the SDR-SDRAM devices, in particular CAS latency and burst length. The application must configure the MODE field value to 3 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the SDR-SDRAM to acknowledge this command. The write address must be chosen so that BA[1:0] are set to 0. For example, with a 16-bit 128 MB SDR-SDRAM (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access should be done at the address 0x20000000.

Note: This address is for example purposes only. The real address is dependent on implementation in the product.

- 8. For low-power SDR-SDRAM initialization, an Extended Mode Register set (EMRS) cycle is issued to program the SDR-SDRAM parameters (TCSR, PASR, DS). The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the SDR-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 1 and BA[0] is set to 0. For example, with a 16-bit 128 MB SDRAM, (12 rows, 9 columns, 4 banks) bank address the SDRAM write access should be done at the address 0x20800000.
- 9. The application must go into Normal Mode, setting Mode to 0 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access at any location in the SDRAM to acknowledge this command.
- 10. Write the refresh rate into the count field in the DDRSDRC Refresh Timer register (see page 257). (Refresh rate = delay between refresh cycles). The SDR-SDRAM device requires a refresh every 15.625 μs or 7.81 μs. With a 100 MHz frequency, the refresh timer count register must to be set with (15.625\*100 MHz) = 1562 i.e., 0x061A or (7.81\*100 MHz) = 781 i.e., 0x030d

After initialization, the SDR-SDRAM device is fully functional.



#### 21.4.2 Low-power DDR1-SDRAM Initialization

The initialization sequence is generated by software. The low-power DDR1-SDRAM devices are initialized by the following sequence:

- 1. Program the memory device type into the Memory Device Register (see Section 21.8.8 on page 267).
- 2. Program the features of the low-power DDR1-SDRAM device into the Configuration Register: asynchronous timing (trc, tras, etc.), number of columns, rows, CAS latency. See Section 21.8.3 on page 258, Section 21.8.4 on page 261 and Section 21.8.5 on page 263.
- 3. Program temperature compensated self refresh (tcr), Partial array self refresh (pasr) and Drive strength (ds) into the Low-power Register. See Section 21.8.7 on page 265.
- 4. An NOP command will be issued to the low-power DDR1-SDRAM. Program NOP command into the Mode Register, the application must configure the MODE field value to 1 in the Mode Register (see Section 21.8.1 on page 256). Perform a write access to any DDR1-SDRAM address to acknowledge this command. Now clocks which drive DDR1-SDRAM device are enabled.

Note: A minimum pause of 200 µs must be respected to precede any signal toggle.

- 5. An all banks precharge command is issued to the low-power DDR1-SDRAM. Program all banks precharge command into the Mode Register, the application must configure the MODE field value to 2 in the Mode Register (See Section 21.8.1 on page 256). Perform a write access to any low-power DDR1-SDRAM address to acknowledge this command
- 6. Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into the Mode Register, the application must configure the MODE field value to 4 in the Mode Register (see Section 21.8.1 on page 256). Perform a write access to any low-power DDR1-SDRAM location twice to acknowledge these commands.
- 7. An Extended Mode Register set (EMRS) cycle is issued to program the low-power DDR1-SDRAM parameters (TCSR, PASR, DS). The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 1 BA[0] is set to 0. For example, with a 16-bit 128 MB SDRAM (12 rows, 9 columns, 4 banks) bank address, the low-power DDR1-SDRAM write access should be done at address 0x20800000.

Note: This address is for example purposes only. The real address is dependent on implementation in the product.

- 8. A Mode Register set (MRS) cycle is issued to program the parameters of the low-power DDR1-SDRAM devices, in particular CAS latency, burst length. The application must configure the MODE field value to 3 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the low-power DDR1-SDRAM to acknowledge this command. The write address must be chosen so that BA[1:0] bits are set to 0. For example, with a 16-bit 128 MB low-power DDR1-SDRAM (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access should be done at the address 0x20000000.
- 9. The application must go into Normal Mode, setting Mode to 0 in the Mode Register (see Section 21.8.1 on page 256) and performing a write access at any location in the low-power DDR1-SDRAM to acknowledge this command.
- 10. Perform a write access to any low-power DDR1-SDRAM address.
- 11. Write the refresh rate into the count field in the DDRSDRC Refresh Timer register (see page 257). (Refresh rate = delay between refresh cycles). The low-power DDR1-SDRAM device requires a refresh every 15.625 µs or 7.81 µs. With a 100 MHz frequency, the refresh timer count register must to be set with (15.625\*100 MHz) = 1562 i.e., 0x061A or (7.81\*100 MHz) = 781 i.e., 0x030d

After initialization, the low-power DDR1-SDRAM device is fully functional.



### 21.4.3 DDR2-SDRAM Initialization

The initialization sequence is generated by software. The DDR2-SDRAM devices are initialized by the following sequence:

- 1. Program the memory device type into the Memory Device Register (see Section 21.8.8 on page 267).
- 2. Program the features of DDR2-SDRAM device into the Timing Register (asynchronous timing (trc, tras, etc.)), and into the Configuration Register (number of columns, rows, CAS latency and output drive strength) (see Section 21.8.3 on page 258, Section 21.8.4 on page 261 and Section 21.8.5 on page 263).
- An NOP command is issued to the DDR2-SDRAM. Program the NOP command into the Mode Register, the
  application must configure the MODE field value to 1 in the Mode Register (see Section 21.8.1 on page
  256). Perform a write access to any DDR2-SDRAM address to acknowledge this command. Now clocks
  which drive DDR2-SDRAM device are enabled.

Note: A minimum pause of 200 µs must be respected to precede any signal toggle.

- 4. An NOP command is issued to the DDR2-SDRAM. Program the NOP command into the Mode Register, the application must configure the MODE field value to 1 in the Mode Register (see Section 21.8.1 on page 256). Perform a write access to any DDR2-SDRAM address to acknowledge this command. Now CKE is driven high.
- An all banks precharge command is issued to the DDR2-SDRAM. Program all banks precharge command into the Mode Register, the application must configure the MODE field value to 2 in the Mode Register (See Section 21.8.1 on page 256). Perform a write access to any DDR2-SDRAM address to acknowledge this command
- 6. An Extended Mode Register set (EMRS2) cycle is issued to chose between commercial or high temperature operations. The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 1 and BA[0] is set to 0. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the DDR2-SDRAM write access should be done at the address 0x20800000.

Note: This address is for example purposes only. The real address is dependent on implementation in the product.

- 7. An Extended Mode Register set (EMRS3) cycle is issued to set the Extended Mode Register to "0". The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 1 and BA[0] is set to 1. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the DDR2-SDRAM write access should be done at the address 0x20C00000.
- 8. An Extended Mode Register set (EMRS1) cycle is issued to enable DLL. The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the DDR2-SDRAM write access should be done at the address 0x20400000.

Note: An additional 200 cycles of clock are required for locking DLL

- 9. Program DLL field into the Configuration Register (see Section 21.8.3 on page 258) to high (Enable DLL reset).
- 10. A Mode Register set (MRS) cycle is issued to reset DLL. The application must configure the MODE field value to 3 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1:0] bits are set to 0. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access should be done at the address 0x20000000.
- 11. An all banks precharge command is issued to the DDR2-SDRAM. Program all banks precharge command into the Mode Register, the application must configure the MODE field value to 2 in the Mode Register (See



- Section 21.8.1 on page 256). Perform a write access to any DDR2-SDRAM address to acknowledge this command
- 12. Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into the Mode Register, the application must configure the MODE field value to 4 in the Mode Register (see Section 21.8.1 on page 256). Performs a write access to any DDR2-SDRAM location twice to acknowledge these commands.
- 13. Program DLL field into the Configuration Register (see Section 21.8.3 on page 258) to low (Disable DLL reset).
- 14. A Mode Register set (MRS) cycle is issued to program the parameters of the DDR2-SDRAM devices, in particular CAS latency, burst length and to disable DLL reset. The application must configure the MODE field value to 3 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1:0] are set to 0. For example, with a 16-bit 128 MB SDRAM (12 rows, 9 columns, 4 banks) bank address, the SDRAM write access should be done at the address 0x20000000
- 15. Program OCD field into the Configuration Register (see Section 21.8.3 on page 258) to high (OCD calibration default).
- 16. An Extended Mode Register set (EMRS1) cycle is issued to OCD default value. The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the DDR2-SDRAM write access should be done at the address 0x20400000.
- 17. Program OCD field into the Configuration Register (see Section 21.8.3 on page 258) to low (OCD calibration mode exit).
- 18. An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit. The application must configure the MODE field value to 5 in the Mode Register (see Section 21.8.1 on page 256) and perform a write access to the DDR2-SDRAM to acknowledge this command. The write address must be chosen so that BA[1] is set to 0 and BA[0] is set to 1. For example, with a 16-bit 128 MB DDR2-SDRAM (12 rows, 9 columns, 4 banks) bank address, the DDR2-SDRAM write access should be done at the address 0x20400000.
- 19. A mode Normal command is provided. Program the Normal mode into Mode Register (see Section 21.8.1 on page 256). Perform a write access to any DDR2-SDRAM address to acknowledge this command.
- 20. Perform a write access to any DDR2-SDRAM address.
- 21. Write the refresh rate into the count field in the Refresh Timer register (see page 257). (Refresh rate = delay between refresh cycles). The DDR2-SDRAM device requires a refresh every 15.625 μs or 7.81 μs. With a 133 MHz frequency, the refresh timer count register must to be set with (15.625\*133 MHz) = 2079 i.e., 0x081f or (7.81\*133 MHz) = 1039 i.e., 0x040f.

After initialization, the DDR2-SDRAM devices are fully functional.



# 21.5 Functional Description

## 21.5.1 SDRAM Controller Write Cycle

The DDRSDRC allows burst access or single access in normal mode (DDRSDRC\_MR.MODE = 000). Whatever the access type, the DDRSDRC keeps track of the active row in each bank, thus maximizing performance.

The SDRAM device is programmed with a burst length equal to 8. This determines the length of a sequential data input by the write command that is set to 8. The latency from write command to data input is fixed to 1 in the case of DDR-SDRAM devices. In the case of SDR-SDRAM devices, there is no latency from write command to data input.

To initiate a single access, the DDRSDRC checks if the page access is already open. If row/bank addresses match with the previous row/bank addresses, the controller generates a write command. If the bank addresses are not identical or if bank addresses are identical but the row addresses are not identical, the controller generates a precharge command, activates the new row and initiates a write command. To comply with SDRAM timing parameters, additional clock cycles are inserted between precharge/active (t RP) commands and active/write (t RCD) command. As the burst length is fixed to 8, in the case of single access, it has to stop the burst, otherwise seven invalid values may be written. In the case of SDR-SDRAM devices, a Burst Stop command is generated to interrupt the write operation. In the case of DDR-SDRAM devices, Burst Stop command is not supported for the burst write operation. In order to then interrupt the write operation, DM must be set to 1 to mask invalid data (see Figure 21-2 on page 235 and Figure 21-5 on page 236) and DQS must continue to toggle.

To initiate a burst access, the DDRSDRC uses the transfer type signal provided by the master requesting the access. If the next access is a sequential write access, writing to the SDRAM device is carried out. If the next access is a write non-sequential access, then an automatic access break is inserted, the DDRSDRC generates a precharge command, activates the new row and initiates a write command. To comply with SDRAM timing parameters, additional clock cycles are inserted between precharge/active (tRP) commands and active/write (tRCD) commands.

For a definition of timing parameters, refer to Section 21.8.4 "DDRSDRC Timing Parameter 0 Register" on page 261.

Write accesses to the SDRAM devices are burst oriented and the burst length is programmed to 8. It determines the maximum number of column locations that can be accessed for a given write command. When the write command is issued, 8 columns are selected. All accesses for that burst take place within these eight columns, thus the burst wraps within these 8 columns if a boundary is reached. These 8 columns are selected by addr[13:3]. addr[2:0] is used to select the starting location within the block.

In the case of incrementing burst (INCR/INCR4/INCR8/INCR16), the addresses can cross the 16-byte boundary of the SDRAM device. For example, in the case of DDR-SDRAM devices, when a transfer (INCR4) starts at address 0x0C, the next access is 0x10, but since the burst length is programmed to 8, the next access is at 0x00. Since the boundary is reached, the burst is wrapping. The DDRSDRC takes this feature of the SDRAM device into account. In the case of transfer starting at address 0x04/0x08/0x0C (DDR-SDRAM devices) or starting at address 0x10/0x14/0x18/0x1C, two write commands are issued to avoid to wrap when the boundary is reached. The last write command is subject to DM input logic level. If DM is registered high, the corresponding data input is ignored and write access is not done. This avoids additional writing being done.



Figure 21-2. Single Write Access, Row Closed, Low-power DDR1-SDRAM Device




Figure 21-3. Single Write Access, Row Closed, DDR2-SDRAM Device






Figure 21-4. Single Write Access, Row Closed, SDR-SDRAM Device







Figure 21-5. Burst Write Access, Row Closed, Low-power DDR1-SDRAM Device







D [15:0] -Db Dc Dd De Df Dg Dh Trp = 2Trcd = 2



A write command can be followed by a read command. To avoid breaking the current write burst, Twtr/Twrd (bl/2 + 2 = 6 cycles) should be met. See Figure 21-8 on page 238.








In the case of a single write access, write operation should be interrupted by a read access but DM must be input 1 cycle prior to the read command to avoid writing invalid data. See Figure 21-9.

Figure 21-9. Single Write Access Followed By A Read Access Low-power DDR1-SDRAM Devices






Figure 21-10. SINGLE Write Access Followed By A Read Access, DDR2 -SDRAM Device

### 21.5.2 SDRAM Controller Read Cycle

The DDRSDRC allows burst access or single access in normal mode (DDRSDRC\_MR.MODE =000). Whatever access type, the DDRSDRC keeps track of the active row in each bank, thus maximizing performance of the DDRSDRC.

The SDRAM devices are programmed with a burst length equal to 8 which determines the length of a sequential data output by the read command that is set to 8. The latency from read command to data output is equal to 2 or 3. This value is programmed during the initialization phase (see Section 21.4.1 "SDR-SDRAM Initialization" on page 230).

To initiate a single access, the DDRSDRC checks if the page access is already open. If row/bank addresses match with the previous row/bank addresses, the controller generates a read command. If the bank addresses are not identical or if bank addresses are identical but the row addresses are not identical, the controller generates a precharge command, activates the new row and initiates a read command. To comply with SDRAM timing parameters, additional clock cycles are inserted between precharge/active (Trp) commands and active/read (Trcd) command. After a read command, additional wait states are generated to comply with CAS latency. The DDRSDRC supports a CAS latency of two, two and half, and three (2 or 3 clocks delay). As the burst length is fixed to 8, in the case of single access or burst access inferior to 8 data requests, it has to stop the burst otherwise seven or X values could be read. Burst Stop Command (BST) is used to stop output during a burst read.

To initiate a burst access, the DDRSDRC checks the transfer type signal. If the next accesses are sequential read accesses, reading to the SDRAM device is carried out. If the next access is a read non-sequential access, then an automatic page break can be inserted. If the bank addresses are not identical or if bank addresses are identical but the row addresses are not identical, the controller generates a precharge command, activates the new row and initiates a read command. In the case where the page access is already open, a read command is generated.

To comply with SDRAM timing parameters, additional clock cycles are inserted between precharge/active (Trp) commands and active/read (Trcd) commands. The DDRSDRC supports a CAS latency of two, two and half, and three (2 or 3 clocks delay). During this delay, the controller uses internal signals to anticipate the next access and improve the performance of the controller. Depending on the latency(2/3), the DDRSDRC anticipates 2 or 3 read accesses. In the case of burst of specified length, accesses are not anticipated, but if the burst is broken (border, busy mode, etc.), the next access is treated as an incrementing burst of unspecified length, and in function of the latency(2/3), the DDRSDRC anticipates 2 or 3 read accesses.



For a definition of timing parameters, refer to Section 21.8.3 "DDRSDRC Configuration Register" on page 258.

Read accesses to the SDRAM are burst oriented and the burst length is programmed to 8. It determines the maximum number of column locations that can be accessed for a given read command. When the read command is issued, 8 columns are selected. All accesses for that burst take place within these eight columns, meaning that the burst wraps within these 8 columns if the boundary is reached. These 8 columns are selected by addr[13:3]; addr[2:0] is used to select the starting location within the block.

In the case of incrementing burst (INCR/INCR4/INCR8/INCR16), the addresses can cross the 16-byte boundary of the SDRAM device. For example, when a transfer (INCR4) starts at address 0x0C, the next access is 0x10, but since the burst length is programmed to 8, the next access is 0x00. Since the boundary is reached, the burst wraps. The DDRSDRC takes into account this feature of the SDRAM device. In the case of DDR-SDRAM devices, transfers start at address 0x04/0x08/0x0C. In the case of SDR-SDRAM devices, transfers start at address 0x14/0x18/0x1C. Two read commands are issued to avoid wrapping when the boundary is reached. The last read command may generate additional reading (1 read cmd = 4 DDR words or 1 read cmd = 8 SDR words).

To avoid additional reading, it is possible to use the burst stop command to truncate the read burst and to decrease power consumption.




Figure 21-11. Single Read Access, Row Closed, Latency = 2,Low-power DDR1-SDRAM Device



Figure 21-12. Single Read Access, Row Closed, Latency = 3, DDR2-SDRAM Device




Figure 21-13. Single Read Access, Row Closed, Latency = 2, SDR-SDRAM Device






Figure 21-14. Burst Read Access, Latency = 2, Low-power DDR1-SDRAM Devices





Figure 21-15. Burst Read Access, Latency = 3, DDR2-SDRAM Devices



**SDCLK** A[12:0] col a COMMAND NOP READ NOP **BST** NOP BA[1:0] 0 DQS[1:0] F DM[3:0] D[31:0] DaDb DcDd DeDf Dg Dh Latency = 2

Figure 21-16. Burst Read Access, Latency = 2, SDR-SDRAM Devices

# 21.5.3 Refresh (Auto-refresh Command)

An auto-refresh command is used to refresh the DDRSDRC. Refresh addresses are generated internally by the SDRAM device and incremented after each auto-refresh automatically. The DDRSDRC generates these auto-refresh commands periodically. A timer is loaded with the value in the register DDRSDRC\_TR that indicates the number of clock cycles between refresh cycles. When the DDRSDRC initiates a refresh of an SDRAM device, internal memory accesses are not delayed. However, if the CPU tries to access the SDRAM device, the slave indicates that the device is busy. A request of refresh does not interrupt a burst transfer in progress.

#### 21.5.4 Power Management

#### 21.5.4.1 Self Refresh Mode

This mode is activated by setting low-power command bits [LPCB] to '01' in the DDRSDRC\_LPR Register

Self refresh mode is used to reduce power consumption, i.e., when no access to the SDRAM device is possible. In this case, power consumption is very low. In self refresh mode, the SDRAM device retains data without external clocking and provides its own internal clocking, thus performing its own auto-refresh cycles. All the inputs to the SDRAM device become "don't care" except CKE, which remains low. As soon as the SDRAM device is selected, the DDRSDRC provides a sequence of commands and exits self refresh mode.

The DDRSDRC re-enables self refresh mode as soon as the SDRAM device is not selected. It is possible to define when self refresh mode will be enabled by setting the register LPR (see Section 21.8.7 "DDRSDRC Low-power Register" on page 265), timeout command bit:

- 00 = Self refresh mode is enabled as soon as the SDRAM device is not selected
- 01 = Self refresh mode is enabled 64 clock cycles after completion of the last access
- 10 = Self refresh mode is enabled 128 clock cycles after completion of the last access

As soon as the SDRAM device is no longer selected, PRECHARGE ALL BANKS command is generated followed by a SELF-REFREFSH command. If, between these two commands an SDRAM access is detected, SELF-REFREFSH command will be replaced by an AUTO-REFRESH command. According to the application, more AUTO-REFRESH commands will be performed when the self refresh mode is enabled during the application.

This controller also interfaces low-power SDRAM. These devices add a new feature: A single quarter, one half quarter or all banks of the SDRAM array can be enabled in self refresh mode. Disabled banks will be not refreshed in self refresh mode. This feature permits to reduce the self refresh current. The extended mode register controls this feature, it includes Temperature Compensated Self Refresh (TSCR), Partial Array Self Refresh (PASR)




parameters and Drive Strength (DS). These parameters are set during the initialization phase. After initialization, as soon as PASR/DS/TCSR fields are modified, the Extended Mode Register in the memory of the external device is accessed automatically and PASR/DS/TCSR bits are updated before entry into self refresh mode if DDRSDRC does not share an external bus with another controller or during a refresh command, and a pending read or write access, if DDRSDRC does share an external bus with another controller. This type of update depends on the value of the UPD\_MR field (see Section 21.8.7 "DDRSDRC Low-power Register" on page 265).

The low-power SDR-SDRAM must remain in self refresh mode for a minimum period of TRAS periods and may remain in self refresh mode for an indefinite period. (See Figure 21-17)

The low-power DDR1-SDRAM must remain in self refresh mode for a minimum of TRFC periods and may remain in self refresh mode for an indefinite period.

The DDR2-SDRAM must remain in self refresh mode for a minimum of TCKE periods and may remain in self refresh mode for an indefinite period.



SAM9G46 Series [DATASHEET]

Figure 21-18. Self Refresh Mode Entry, Timeout = 1 or 2




Figure 21-19. Self Refresh Mode Exit






Figure 21-20. Self Refresh and Automatic Update





Figure 21-21. Automatic Update During AUTO-REFRESH Command and SDRAM Access



#### 21.5.4.2 Power-down Mode


This mode is activated by setting the low-power command bits [LPCB] to '10'.

Power-down mode is used when no access to the SDRAM device is possible. In this mode, power consumption is greater than in self refresh mode. This state is similar to normal mode (No low-power mode/No self refresh mode), but the CKE pin is low and the input and output buffers are deactivated as soon the SDRAM device is no longer accessible. In contrast to self refresh mode, the SDRAM device cannot remain in low-power mode longer than the refresh period (64 ms). As no auto-refresh operations are performed in this mode, the DDRSDRC carries out the refresh operation. In order to exit low-power mode, a NOP command is required in the case of Low-power SDR-SDRAM and SDR-SDRAM devices. In the case of Low-power DDR1-SDRAM devices, the controller generates a NOP command during a delay of at least TXP. In addition, Low-power DDR1-SDRAM and DDR2-SDRAM must remain in power-down mode for a minimum period of TCKE periods.

The exit procedure is faster than in self refresh mode. See Figure 21-22. The DDRSDRC returns to power-down mode as soon as the SDRAM device is not selected. It is possible to define when power-down mode is enabled by setting the register LPR, timeout command bit.

- 00 = Power-down mode is enabled as soon as the SDRAM device is not selected
- 01 = Power-down mode is enabled 64 clock cycles after completion of the last access
- 10 = Power-down mode is enabled 128 clock cycles after completion of the last access

Figure 21-22. Power-down Entry/Exit, Timeout = 0






### 21.5.4.3 Deep Power-down Mode

The deep power-down mode is a new feature of the Low-power SDRAM. When this mode is activated, all internal voltage generators inside the device are stopped and all data is lost.

This mode is activated by setting the low-power command bits [LPCB] to '11'. When this mode is enabled, the DDRSDRC leaves normal mode (DDRSDRC\_MR.MODE = 000) and the controller is frozen. To exit deep power-down mode, the low-power bits (LPCB) must be set to "00", an initialization sequence must be generated by software. See Section 21.4.2 "Low-power DDR1-SDRAM Initialization" on page 231.

Figure 21-23. Deep Power-down Mode Entry



## 21.5.4.4 Reset Mode

The reset mode is a feature of the DDR2-SDRAM. This mode is activated by setting the low-power command bits (LPCB) to 11 and the clock frozen command bit (CLK FR) to 1.

When this mode is enabled, the DDRSDRC leaves normal mode (DDRSDRC\_MR.MODE = 000) and the controller is frozen. Before enabling this mode, the end user must assume there is not an access in progress.

To exit reset mode, the low-power command bits (LPCB) must be set to "00", clock frozen command bit (CLK\_FR) set to 0 and an initialization sequence must be generated by software. See Section 21.4.3 "DDR2-SDRAM Initialization" on page 232.

# 21.5.5 Multi-port Functionality

The SDRAM protocol imposes a check of timings prior to performing a read or a write access, thus decreasing the performance of systems. An access to SDRAM is performed if banks and rows are open (or active). To activate a row in a particular bank, it has to de-active the last open row and open the new row. Two SDRAM commands must be performed to open a bank: Precharge and Active command with respect to Trp timing. Before performing a read or write command, Trcd timing must checked.

This operation represents a significative loss. (see Figure 21-24).




Figure 21-24. Trp and Trcd Timings

4 cycles before performing a read command

The multi-port controller has been designed to mask these timings and thus improve the bandwidth of the system.

DDRSDRC is a multi-port controller since four masters can simultaneously reach the controller. This feature improves the bandwidth of the system because it can detect four requests on the AHB slave inputs and thus anticipate the commands that follow, PRECHARGE and ACTIVE commands in bank X during current access in bank Y. This allows Trp and Trcd timings to be masked (see Figure 21-25). In the best case, all accesses are done as if the banks and rows were already open. The best condition is met when the four masters work in different banks. In the case of four simultaneous read accesses, when the four banks and associated rows are open, the controller reads with a continuous flow and masks the CAS latency for each different access. To allow a continuous flow, the read command must be set at 2 or 3 cycles (CAS latency) before the end of current access. This requires that the scheme of arbitration changes since the round-robin arbitration cannot be respected. If the controller anticipates a read access, and thus before the end of current access a master with a high priority arises, then this master will not serviced.

The arbitration mechanism reduces latency when conflicts occur, i.e., when two or more masters try to access the SDRAM device at the same time.


The arbitration type is round-robin arbitration. This algorithm dispatches the requests from different masters to the SDRAM device in a round-robin manner. If two or more master requests arise at the same time, the master with the lowest number is serviced first, then the others are serviced in a round-robin manner. To avoid burst breaking and to provide the maximum throughput for the SDRAM device, arbitration may only take place during the following cycles:

1. Idle cycles: When no master is connected to the SDRAM device.



- 2. Single cycles: When a slave is currently doing a single access.
- 3. End of Burst cycles: When the current cycle is the last cycle of a burst transfer. For bursts of defined length, predicted end of burst matches the size of the transfer. For bursts of undefined length, predicted end of burst is generated at the end of each four beat boundary inside the INCR transfer.
- 4. Anticipated Access: When an anticipate read access is done while current access is not complete, the arbitration scheme can be changed if the anticipated access is not the next access serviced by the arbitration scheme.

Figure 21-25. Anticipate Precharge/Active Command in Bank 2 during Read Access in Bank 1



# 21.5.6 Write Protected Registers

To prevent any single software error that may corrupt DDRSDRC behavior, the registers listed below can be write-protected by setting the WPEN bit in the DDRSDRC Write Protect Mode Register (DDRSDRC\_WPMR).

If a write access in a write-protected register is detected, then the WPVS flag in the DDRSDRC Write Protect Status Register (DDRSDRC\_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is automatically reset after reading the DDRSDRC Write Protect Status Register (DDRSDRC\_WPSR).

Following is a list of the write protected registers:

- "DDRSDRC Mode Register" on page 256
- "DDRSDRC Refresh Timer Register" on page 257
- "DDRSDRC Configuration Register" on page 258
- "DDRSDRC Timing Parameter 0 Register" on page 261
- "DDRSDRC Timing Parameter 1 Register" on page 263
- "DDRSDRC Timing Parameter 2 Register" on page 264
- "DDRSDRC Memory Device Register" on page 267
- "DDRSDRC High Speed Register" on page 269



# 21.6 Software Interface/SDRAM Organization, Address Mapping

The SDRAM address space is organized into banks, rows and columns. The DDRSDRC maps different memory types depending on the values set in the DDRSDRC Configuration Register. See Section 21.8.3 "DDRSDRC Configuration Register" on page 258. The following figures illustrate the relation between CPU addresses and columns, rows and banks addresses for 16-bit memory data bus widths and 32-bit memory data bus widths.

The DDRSDRC supports address mapping in linear mode.

Linear mode is a method for address mapping where banks alternate at each last SDRAM page of current bank.

The DDRSDRC makes the SDRAM devices access protocol transparent to the user. Table 21-1 to Table 21-7 illustrate the SDRAM device memory mapping seen by the user in correlation with the device structure. Various configurations are illustrated.

## 21.6.1 SDRAM Address Mapping for 16-bit Memory Data Bus Width<sup>(1)</sup> and Four Banks

Table 21-1. Linear Mapping for SDRAM Configuration, 2K Rows, 512/1024/2048/4096 Columns

	CPU Address Line																								
27	26	25	24	23	22	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1													0						
					Bk[	1:0]					Ro	w[10	:0]				Column[8:0]								MO
				Bk[	1:0]					Ro	w[10	:0]					Column[9:0]								MO
			Bk[	1:0]		Row[10:0]										Column[10:0]								MO	
	Bk[1:0] Row[10:0]															С	olum	n[11:	0]					MO	

Table 21-2. Linear Mapping for SDRAM Configuration: 4K Rows, 512/1024/2048/4096 Columns

	CPU Address Line																									
27	26	25	24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1													1	0								
				Bk[1:0] Row[11:0]													Column[8:0]									МО
			Bk[	1:0]						Row[	[11:0]						Column[9:0] M							МО		
		Bk[	1:0]	:0] Row[11:0]												Column[10:0]								МО		
	Bk[	k[1:0] Row[11:0]											Column[11:0]								МО					

Table 21-3. Linear Mapping for SDRAM Configuration: 8K Rows, 512/1024/2048/4096 Columns

	CPU Address Line																										
27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Bk[1:0] Row[12:0]														Column[8:0]									MO	
		Bk[1:0] Row[12:0]												Column[9:0]									MO				
	Bk[	Row[12:0]													Column[10:0]										MO		
Bk[	Bk[1:0] Row[12:0]												Column[11:0]											MO			

Table 21-4. Linear Mapping for SDRAM Configuration: 16K Rows, 512/1024/2048 Columns

	CPU Address Line																										
27	26	25	24	24 23 22 21 20 19 18 17 16 15 14 13								13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		Bk[	Bk[1:0] Row[13:0] Column[8:0]												MO												
	Bk[	1:0]	<u> </u>												•		C	Colum	n[9:0	0]				МО			
Bk[	1:0]							Row[	13:0]	]										Colu	ımn[ʻ	0:0]					МО

Note: 1. SDR-SDRAM devices with eight columns in 16-bit mode are not supported.

# 21.6.2 SDR-SDRAM Address Mapping for 32-bit Memory Data Bus Width

Table 21-5. SDR-SDRAM Configuration Mapping: 2K Rows, 256/512/1024/2048 Columns

												CPU	Add	ress	Line	•											
27	26	25	24	23	22	21	20	19 18 17 16 15 14 13						13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Bk[	1:0]		Row[10:0]						i	i	•			(	Colun	nn[7:0	0]	•	i	M[	1:0]	
				Bk[	1:0]			Row[10:0]											Col	lumn[	[8:0]				M[	1:0]	
			Bk[	1:0]				Row[10:0]										(	Colun	nn[9:0	0]				M[	1:0]	
		Bk[	1:0]					Row[10:0]										Col	umn[	10:0]					M[	1:0]	

Table 21-6. SDR-SDRAM Configuration Mapping: 4K Rows, 256/512/1024/2048 Columns

												CPU	Add	ress	Line	)											
27	26	25	24	23	22	22 21 20 19 18 17 16 15 14 1								13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Bk[	1:0]						Row[	11:0								(	Colum	n[7:0	0]			M[1	1:0]
			Bk[	1:0]			Row[11:0] Col									Col	umn[	8:0]				M[1	1:0]				
		Bk[	1:0]				Row[11:0]											С	olun	nn[9:0	0]				M[1	1:0]	
	Bk[	1:0]		Row[11:0]													Colu	mn[	10:0]					M[1	1:0]		

Table 21-7. SDR-SDRAM Configuration Mapping: 8K Rows, 256/512/1024/2048 Columns

	CPU Address Line																						
27	26	25	24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										1	0								
			Bk[	Bk[1:0] Row[12:0] Column[7:0]											M[	1:0]							
		Bk[	1:0]												M[	1:0]							
	Bk[	1:0]	Row[12:0]												(	Colun	nn[9:	0]				M[	1:0]
Bk[	Bk[1:0] Row[12:0] Column[10:0]												M[	1:0]									

Notes: 1. M[1:0] is the byte address inside a 32-bit word.

2. Bk[1] = BA1, Bk[0] = BA0



# 21.7 Programmable IO Delays

The external bus interface consists of a data bus, an address bus and control signals. The simultaneous switching outputs on these busses may lead to a peak of current in the internal and external power supply lines.

In order to reduce the peak of current in such cases, additional propagation delays can be adjusted independently for pad buffers by means of configuration registers, DDRSDRC\_DELAY1–8.


The additional programmable delays for each IO range from 0 to 4 ns (Worst Case PVT). The delay can differ between IOs supporting this feature. Delay can be modified per programming for each IO. The minimal additional delay that can be programmed on a PAD supporting this feature is 1/16 of the maximum programmable delay.

When programming 0x0 in fields "Delay1" to Delay8", no delay is added (reset value) and the propagation delay of the pad buffers is the inherent delay of the pad buffer. When programming 0xF in field "Delay1" the propagation delay of the corresponding pad is maximal.

DDRSDRC\_DELAY1, DDRSDRC\_DELAY2 allow to configure delay on D[15:0], DDRSDRC\_DELAY1[3:0] corresponds to D[0] and DDRSDRC\_DELAY2[3:0] corresponds to D[8].

DDRSDRC\_DELAY3, DDRSDRC\_DELAY4 allow to configure delay on A13:0], DDRSDRC\_DELAY3[3:0] corresponds to A[0] and DDRSDRC\_DELAY4[3:0] corresponds to A[8].

Figure 21-26. Programmable IO Delays



# 21.8 DDR SDR SDRAM Controller (DDRSDRC) User Interface

The User Interface is connected to the APB bus.

The DDRSDRC is programmed using the registers listed in Table 21-8.

Table 21-8. Register Mapping

Offset	Register	Name	Access	Reset
0x00	DDRSDRC Mode Register	DDRSDRC_MR	Read/Write	0x00000000
0x04	DDRSDRC Refresh Timer Register	DDRSDRC_RTR	Read/Write	0x00000000
0x08	DDRSDRC Configuration Register	DDRSDRC_CR	Read/Write	0x7024
0x0C	DDRSDRC Timing Parameter 0 Register	DDRSDRC_TPR0	Read/Write	0x20227225
0x10	DDRSDRC Timing Parameter 1 Register	DDRSDRC_TPR1	Read/Write	0x3C80808
0x14	DDRSDRC Timing Parameter 2 Register	DDRSDRC_TPR2	Read/Write	0x2062
0x18	Reserved	_	-	_
0x1C	DDRSDRC Low-power Register	DDRSDRC_LPR	Read/Write	0x10000
0x20	DDRSDRC Memory Device Register	DDRSDRC_MD	Read/Write	0x10
0x24	DDRSDRC DLL Information Register	DDRSDRC_DLL	Read-only	0x0000001
0x2C	DDRSDRC High Speed Register	DDRSDRC_HS	Read/Write	0x0
0x40	DDRSDRC Delay I/O Register	DDRSDRC_DELAY1	Read/Write	0x00000000
0x44	DDRSDRC Delay I/O Register	DDRSDRC_DELAY2	Read/Write	0x00000000
0x48	DDRSDRC Delay I/O Register	DDRSDRC_DELAY3	Read/Write	0x00000000
0x4C	DDRSDRC Delay I/O Register	DDRSDRC_DELAY4	Read/Write	0x00000000
0x50	Reserved	_	-	_
0x54-0x58	Reserved	_	_	-
0x60-0xE0	Reserved	_	_	-
0xE4	DDRSDRC Write Protect Mode Register	DDRSDRC_WPMR	Read/Write	0x00000000
0xE8	DDRSDRC Write Protect Status Register	DDRSDRC_WPSR	Read-only	0x00000000



# 21.8.1 DDRSDRC Mode Register

Name: DDRSDRC\_MR

**Address:** 0xFFFFE600 (0), 0xFFFFE400 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	1	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_		MODE	

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

## • MODE: DDRSDRC Command Mode

This field defines the command issued by the DDRSDRC when the SDRAM device is accessed. This register is used to initialize the SDRAM device and to activate deep power-down mode.

MODE	Description
000	Normal Mode. Any access to the DDRSDRC will be decoded normally. To activate this mode, command must be followed by a write to the SDRAM.
001	The DDRSDRC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
010	The DDRSDRC issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
011	The DDRSDRC issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM.
100	The DDRSDRC issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle. Previously, an "All Banks Precharge" command must be issued. To activate this mode, command must be followed by a write to the SDRAM.
101	The DDRSDRC issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the "Extended Load Mode Register" command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank.
110	Deep power mode: Access to deep power-down mode
111	Reserved

# 21.8.2 DDRSDRC Refresh Timer Register

Name: DDRSDRC\_RTR

**Address:** 0xFFFFE604 (0), 0xFFFFE404 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	_	_	_	ı	_
23	22	21	20	19	18	17	16
_	_	ı	_	-	-	ı	_
15	14	13	12	11	10	9	8
_	_	ı	_		COL	JNT	
7	6	5	4	3	2	1	0
		_	COL	JNT	_	_	

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

#### • COUNT: DDRSDRC Refresh Timer Count

This 12-bit field is loaded into a timer which generates the refresh pulse. Each time the refresh pulse is generated, a refresh sequence is initiated.

SDRAM devices require a refresh of all rows every 64 ms. The value to be loaded depends on the DDRSDRC clock frequency (MCK: Master Clock) and the number of rows in the device.

For example, for an SDRAM with 8192 rows and a 100 MHz Master clock, the value of Refresh Timer Count bit is programmed:  $(((64 \times 10^{-3})/8192) \times 100 \times 10^{6} = 781 \text{ or } 0 \times 030 \text{ D}.$ 



# 21.8.3 DDRSDRC Configuration Register

Name: DDRSDRC\_CR

**Address:** 0xFFFFE608 (0), 0xFFFFE408 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	1	_	1	_	1	-	_
							_
23	22	21	20	19	18	17	16
_	-	_	-	_	ACTBST	_	EBISHARE
							_
15	14	13	12	11	10	9	8
_		OCD		_	_	DIS_DLL	DIC/DS
							_
7	6	5	4	3	2	1	0
DLL		CAS		N	R	N	IC

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

## • NC: Number of Column Bits

The reset value is 9 column bits.

SDR-SDRAM devices with eight columns in 16-bit mode are not supported.

NC	DDR - Column bits	SDR - Column bits
00	9	8
01	10	9
10	11	10
11	12	11

## • NR: Number of Row Bits

The reset value is 12 row bits.

NR	Row bits
00	11
01	12
10	13
11	14

# • CAS: CAS Latency

The reset value is 2 cycles.

CAS	DDR2 CAS Latency	SDR CAS Latency
000	Reserved	Reserved
001	Reserved	Reserved
010	Reserved	2
011	3	3
100	Reserved	Reserved
101	Reserved	Reserved
110	Reserved	Reserved
111	Reserved	Reserved

#### • DLL: Reset DLL

Reset value is 0.

This field defines the value of Reset DLL.

0: Disable DLL reset.

1: Enable DLL reset.

This value is used during the power-up sequence.

Note: This field is found only in DDR2-SDRAM devices.

## • DIC/DS: Output Driver Impedance Control

Reset value is 0.

This field defines the output drive strength.

0: Normal driver strength.

1: Weak driver strength.

This value is used during the power-up sequence. This parameter is found in the datasheet as DIC or DS.

Note: This field is found only in DDR2-SDRAM devices.

## • DIS DLL: Disable DLL

Reset value is 0.

0: Enable DLL

1: Disable DLL

Note: This field is found only in DDR2-SDRAM devices.

## • OCD: Off-chip Driver

Reset value is 7.

Note: OCD is NOT supported by the controller, but these values MUST be programmed during the initialization sequence.

Note: This field is found only in DDR2-SDRAM devices.

OCD	
000	OCD calibration mode exit, maintain setting
111	OCD calibration default



## • EBISHARE: External Bus Interface is Shared

The DDR controller embedded in the EBI is used at the same time as another memory controller (SMC,..) Reset value is 0.

- 0: Only the DDR controller function is used.
- 1: The DDR controller shares the EBI with another memory controller (SMC, NAND,..)

# ACTBST: ACTIVE Bank X to Burst Stop Read Access Bank Y

Reset value is 0.

- 0: After an ACTIVE command in Bank X, BURST STOP command can be issued to another bank to stop current read access.
- 1: After an ACTIVE command in Bank X, BURST STOP command cannot be issued to another bank to stop current read access.

This field is unique to SDR-SDRAM, Low-power SDR-SDRAM and Low-power DDR1-SDRAM devices.



## 21.8.4 DDRSDRC Timing Parameter 0 Register

Name: DDRSDRC\_TPR0

Address: 0xFFFFE60C (0), 0xFFFFE40C (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
	TM	RD		REDUCE_WRRD		TWTR			
23	22	21	20	19	18	17	16		
	TRRD				TRP				
15	14	13	12	11	10	9	8		
	TRC			TWR					
7	6	5	4	3	2	1	0		
	TRCD				TRA	AS			

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

#### • TRAS: Active to Precharge Delay

Reset value is 5 cycles.

This field defines the delay between an Activate Command and a Precharge Command in number of cycles. Number of cycles is between 0 and 15.

#### TRCD: Row to Column Delay

Reset value is 2 cycles.

This field defines the delay between an Activate Command and a Read/Write Command in number of cycles. Number of cycles is between 0 and 15.

#### • TWR: Write Recovery Delay

Reset value is 2 cycles.

This field defines the Write Recovery Time in number of cycles. Number of cycles is between 1 and 15.

## • TRC: Row Cycle Delay

Reset value is 7 cycles.

This field defines the delay between an Activate command and Refresh command in number of cycles. Number of cycles is between 0 and 15.

## • TRP: Row Precharge Delay

Reset value is 2 cycles.

This field defines the delay between a Precharge Command and another command in number of cycles. Number of cycles is between 0 and 15.

#### TRRD: Active bankA to Active bankB

Reset value is 2 cycles.

This field defines the delay between an Active command in BankA and an active command in bankB in number of cycles. Number of cycles is between 1 and 15.



# • TWTR: Internal Write to Read Delay

Reset value is 0.

This field is unique to Low-power DDR1-SDRAM devices and DDR2-SDRAM devices.

This field defines the internal write to read command Time in number of cycles. Number of cycles is between 1 and 7.

Value	Name	Description	
1	ONE	does 1	
2	TWO	does 2	
3	THREE	does 3	
4	FOUR	does 4	
5	FIVE	does 5	
6	SIX	does 6	
7	SEVEN	does 7	

In the case of low-power DDR1-SDRAM device the coding is different:

Value	Name	Description	
0	ONE	does 1	
1	TWO	does 2	
2–7	_	Reserved	

## • REDUCE\_WRRD: Reduce Write to Read Delay

Reset value is 0.

This field reduces the delay between write to read access for low-power DDR-SDRAM devices with a latency equal to 2. To use this feature, TWTR field must be equal to 0. Important to note is that some devices do not support this feature.

## • TMRD: Load Mode Register Command to Active or Refresh Command

Reset value is 2 cycles.

This field defines the delay between a Load mode register command and an active or refresh command in number of cycles. Number of cycles is between 0 and 15.



## 21.8.5 DDRSDRC Timing Parameter 1 Register

Name: DDRSDRC\_TPR1

**Address:** 0xFFFFE610 (0), 0xFFFFE410 (1)

**Access:** Read/Write

31	30	29	28	27	26	25	24			
_	_	_	_		TΧ	(P				
23	22	21	20	19	18	17	16			
	TXSRD									
15	14	13	12	11	10	9	8			
	TXSNR									
7	6	5	4	3	2	1	0			
_	_	-			TRFC					

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

## • TRFC: Row Cycle Delay

Reset value is 8 cycles.

This field defines the delay between a Refresh and an Activate command or Refresh command in number of cycles. Number of cycles is between 0 and 31.

#### TXSNR: Exit Self Refresh Delay to Non-read Command

Reset value is 8 cycles.

This field defines the delay between CKE set high and a non Read Command in number of cycles. Number of cycles is between 0 and 255. This field is used for SDR-SDRAM and DDR-SDRAM devices. In the case of SDR-SDRAM devices and Low-power DDR1-SDRAM, this field is equivalent to TXSR timing.

#### • TXSRD: Exit Self Refresh Delay to Read Command

Reset value is 200 cycles.

This field defines the delay between CKE set high and a Read Command in number of cycles. Number of cycles is between 0 and 255 cycles. This field is unique to DDR-SDRAM devices. In the case of a Low-power DDR1-SDRAM, this field must be written to 0.

## • TXP: Exit Power-down Delay to First Command

Reset value is 3 cycles.

This field defines the delay between CKE set high and a Valid Command in number of cycles. Number of cycles is between 0 and 15 cycles. This field is unique to Low-power DDR1-SDRAM devices and DDR2-SDRAM devices.



## 21.8.6 DDRSDRC Timing Parameter 2 Register

Name: DDRSDRC\_TPR2

**Address:** 0xFFFFE614 (0), 0xFFFFE414 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	ı	1	1	-	-	-	_
23	22	21	20	19	18	17	16
_	ı	1	ı	1	1	ı	_
15	14	13	12	11	10	9	8
_		TRTP		TRPA			
7	6	5	4	3	2	1	0
TXARDS				TXARD			

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

#### • TXARD: Exit Active Power Down Delay to Read Command in Mode "Fast Exit"

Reset value is 2 cycles.

This field defines the delay between CKE set high and a Read Command in number of cycles. Number of cycles is between 0 and 15.

Note: This field is found only in DDR2-SDRAM devices.

#### TXARDS: Exit Active Power Down Delay to Read Command in Mode "Slow Exit"

Reset value is 6 cycles.

This field defines the delay between CKE set high and a Read Command in number of cycles. Number of cycles is between 0 and 15.

Note: This field is found only in DDR2-SDRAM devices.

#### TRPA: Row Precharge All Delay

Reset value is 0 cycles.

This field defines the delay between a Precharge ALL banks Command and another command in number of cycles. Number of cycles is between 0 and 15.

Note: This field is found only in DDR2-SDRAM devices.

## • TRTP: Read to Precharge

Reset value is 2 cycles.

This field defines the delay between Read Command and a Precharge command in number of cycle.

Number of cycles is between 0 and 7.



## 21.8.7 DDRSDRC Low-power Register

Name: DDRSDRC\_LPR

Address: 0xFFFFE61C (0), 0xFFFFE41C (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	ı	-	_	_	_	ı	_
23	22	21	20	19	18	17	16
_	1	UPD_MR		_	_	1	APDE
15	14	13	12	11	10	9	8
_	ı	TIME	OUT	D	S	TO	CR
7	6	5	4	3	2	1	0
_	PASR				CLK_FR	LP	СВ

#### LPCB: Low-power Command Bit

Reset value is "00".

00: Low-power Feature is inhibited: no power-down, self refresh and Deep power mode are issued to the SDRAM device.

01: The DDRSDRC issues a Self Refresh Command to the SDRAM device, the clock(s) is/are de-activated and the CKE signal is set low. The SDRAM device leaves the self refresh mode when accessed and enters it after the access.

10: The DDRSDRC issues a Power-down Command to the SDRAM device after each access, the CKE signal is set low. The SDRAM device leaves the power-down mode when accessed and enters it after the access.

11: The DDRSDRC issues a Deep Power-down Command to the Low-power SDRAM device. **This mode is unique to Low-power SDRAM devices.** 

#### CLK FR: Clock Frozen Command Bit

Reset value is "0".

This field sets the clock low during power-down mode or during deep power-down mode. Some SDRAM devices do not support freezing the clock during power-down mode or during deep power-down mode. Refer to the SDRAM device data-sheet for details on this.

- 1: Clock(s) is/are frozen.
- 0: Clock(s) is/are not frozen.

#### PASR: Partial Array Self Refresh

Reset value is "0".

**This field is unique to Low-power SDRAM.** It is used to specify whether only one quarter, one half or all banks of the SDRAM array are enabled. Disabled banks are not refreshed in self refresh mode.

The values of this field are dependant on Low-power SDRAM devices.

After the initialization sequence, as soon as PASR field is modified, Extended Mode Register in the external device memory is accessed automatically and PASR bits are updated. Depending on the value of the UPD\_MR field, update is done before entering in self refresh mode or during a refresh command and a pending read or write access.



## • TCR: Temperature Compensated Self Refresh

Reset value is "0".

This field is unique to Low-power SDRAM. It is used to program the refresh interval during self refresh mode, depending on the case temperature of the low-power SDRAM.

The values of this field are dependent on Low-power SDRAM devices.

After the initialization sequence, as soon as TCR field is modified, Extended Mode Register is accessed automatically and TCR bits are updated. Depending on the value of the UPD\_MR field, update is done before entering in self refresh mode or during a refresh command and a pending read or write access.

# . DS: Drive Strength

Reset value is "0".

This field is unique to Low-power SDRAM. It selects the driver strength of SDRAM output.

After the initialization sequence, as soon as DS field is modified, Extended Mode Register is accessed automatically and DS bits are updated. Depending on the value of the UPD\_MR field, update is done before entering in self refresh mode or during a refresh command and a pending read or write access.

#### • TIMEOUT: Low Power Mode

Reset value is "00".

This field defines when low-power mode is enabled.

00	The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer.
01	The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.
10	The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.
11	Reserved

#### • APDE: Active Power Down Exit Time

Reset value is "1".

This mode is unique to DDR2-SDRAM devices. This mode allows to determine the active power-down mode, which determines performance versus power saving.

0: Fast Exit

1: Slow Exit

After the initialization sequence, as soon as the APDE bit is modified, the Extended Mode Register, located in the memory of the external device, is accessed automatically and the APDE bit is updated. Depending on the value of the UPD\_MR field, the update is done before entering in Self Refresh mode or during a refresh command and a pending read or write access.

## UPD\_MR: Update Load Mode Register and Extended Mode Register

Reset value is "0".

This bit is used to enable or disable automatic update of the Load Mode Register and Extended Mode Register. This update depends on the DDRSDRC integration in a system. DDRSDRC can either share or not share an external bus with another controller.

00	Update is disabled.
01	DDRSDRC shares external bus. Automatic update is done during a refresh command and a pending read or write access in SDRAM device.
10	DDRSDRC does not share external bus. Automatic update is done before entering in self refresh mode.
11	Reserved



# 21.8.8 DDRSDRC Memory Device Register

Name: DDRSDRC\_MD

**Address:** 0xFFFFE620 (0), 0xFFFFE420 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	ı	ı	_	_	-	-	_
23	22	21	20	19	18	17	16
_	ı	ı	_	-	-	ı	_
15	14	13	12	11	10	9	8
_	ı	ı	_	1	ı	1	_
7	6	5	4	3	2	1	0
_	_	_	DBW	_		MD	

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

# • MD: Memory Device

Indicates the type of memory used.

Reset value is for SDR-SDRAM device.

000: SDR-SDRAM

001: Low-power SDR-SDRAM

010: Reserved

011: Low-power DDR1-SDRAM

110: DDR2-SDRAM

#### . DBW: Data Bus Width

Reset value is 16 bits.

0: Data bus width is 32 bits (reserved for SDR-SDRAM device).

1: Data bus width is 16 bits.



## 21.8.9 DDRSDRC DLL Register

Name: DDRSDRC\_DLL

**Address:** 0xFFFFE624 (0), 0xFFFFE424 (1)

Access: Read-only

31	30	29	28	27	26	25	24		
_	ı	ı	1	-	-	-	_		
23	22	21	20	19	18	17	16		
_	_	_	_	_	_	_	_		
15	14	13	12	11	10	9	8		
MDVAL									
7	6	5	4	3	2	1	0		
_	_	_	_	-	MDOVF	MDDEC	MDINC		

The DLL logic is internally used by the controller in order to delay DQS inputs. This is necessary to center the strobe time and the data valid window.

## • MDINC: DLL Master Delay Increment

0: The DLL is not incrementing the Master delay counter.

1: The DLL is incrementing the Master delay counter.

## • MDDEC: DLL Master Delay Decrement

0: The DLL is not decrementing the Master delay counter.

1: The DLL is decrementing the Master delay counter.

# • MDOVF: DLL Master Delay Overflow Flag

0: The Master delay counter has not reached its maximum value, or the Master is not locked yet.

1: The Master delay counter has reached its maximum value, the Master delay counter increment is stopped and the DLL forces the Master lock. If this flag is set, it means the DDRSDRC clock frequency is too low compared to Master delay line number of elements.

#### MDVAL: DLL Master Delay Value

Value of the Master delay counter.

# 21.8.10 DDRSDRC High Speed Register

Name: DDRSDRC\_HS

Address: 0xFFFFE62C (0), 0xFFFFE42C (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	1	_	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	1	_	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	1	DIS_ANTICIP_ READ	-	_

This register can only be written if the bit WPEN is cleared in "DDRSDRC Write Protect Mode Register" on page 271.

# • DIS\_ANTICIP\_READ: Anticip Read Access

0: Anticip read access is enabled.

1: Anticip read access is disabled (default).

DIS\_ANTICIP\_READ allows DDR2 read access optimization with multi-port.

As this feature is based on the "bank open policy", the software must map different buffers in different DDR2 banks to take advantage of that feature.



# 21.8.11 DDRSDRC DELAY I/O Register

Name: DDRSDRC\_DELAYx [x=1..4]

Address: 0xFFFFE640 (0), 0xFFFFE440 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
	DELAY8				DEL	.AY7	
23	22	21	20	19	18	17	16
	DEL	AY6			DELAY5		
15	14	13	12	11	10	9	8
	DEL	AY4		DELAY3			
_		_		_			
7	6	5	4	3	2	1	0
	DEL	AY2			DEL	AY1	

# • DELAYx: Delay1..Delay8

Gives the number of elements in the delay line.

# 21.8.12 DDRSDRC Write Protect Mode Register

Name: DDRSDRC\_WPMR

Address: 0xFFFFE6E4 (0), 0xFFFFE4E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24			
	WPKEY									
23	22	21	20	19	18	17	16			
	WPKEY									
15	14	13	12	11	10	9	8			
	WPKEY									
7	6	5	4	3	2	1	0			
_	_	_		_	_	_	WPEN			

#### • WPEN: Write Protect Enable

0: Disables the Write Protect if WPKEY corresponds to 0x444452 ("DDR" in ASCII).

1: Enables the Write Protect if WPKEY corresponds to 0x444452 ("DDR" in ASCII).

## Protects the registers:

- "DDRSDRC Mode Register" on page 256
- "DDRSDRC Refresh Timer Register" on page 257
- "DDRSDRC Configuration Register" on page 258
- "DDRSDRC Timing Parameter 0 Register" on page 261
- "DDRSDRC Timing Parameter 1 Register" on page 263
- "DDRSDRC Timing Parameter 2 Register" on page 264
- "DDRSDRC Memory Device Register" on page 267
- "DDRSDRC High Speed Register" on page 269

## WPKEY: Write Protect Key

Should be written at value 0x444452 ("DDR" in ASCII). Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



# 21.8.13 DDRSDRC Write Protect Status Register

Name: DDRSDRC\_WPSR

Address: 0xFFFFE6E8 (0), 0xFFFFE4E8 (1)

Access: Read-only

31	30	29	28	27	26	25	24		
_	ı	_	1	_	-	1	_		
23	22	21	20	19	18	17	16		
	WPVSRC								
15	14	13	12	11	10	9	8		
	WPVSRC								
7	6	5	4	3	2	1	0		
-	_	-	1	_	1	1	WPVS		

#### • WPVS: Write Protect Violation Status

0: No Write Protect Violation has occurred since the last read of the DDRSDRC\_WPSR.

1: A Write Protect Violation has occurred since the last read of the DDRSDRC\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

## • WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

Note: Reading DDRSDRC\_WPSR automatically clears all fields.

# 22. Error Correction Code Controller (ECC)

# 22.1 Description


NAND Flash/SmartMedia devices contain by default invalid blocks which have one or more invalid bits. Over the NAND Flash/SmartMedia lifetime, additional invalid blocks may occur which can be detected/corrected by ECC code.

The ECC Controller is a mechanism that encodes data in a manner that makes possible the identification and correction of certain errors in data. The ECC controller is capable of single bit error correction and 2-bit random detection. When NAND Flash/SmartMedia have more than 2 bits of errors, the data cannot be corrected.

The ECC user interface is compliant with the ARM Advanced Peripheral Bus (APB rev2).

# 22.2 Block Diagram

Figure 22-1. Block Diagram





# 22.3 Functional Description

A page in NAND Flash and SmartMedia memories contains an area for main data and an additional area used for redundancy (ECC). The page is organized in 8-bit or 16-bit words. The page size corresponds to the number of words in the main area plus the number of words in the extra area used for redundancy.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, NAND Flash providers recommend to utilize either 1 ECC per 256 bytes of data, 1 ECC per 512 bytes of data or 1 ECC for all of the page.

The only configurations required for ECC are the NAND Flash or the SmartMedia page size (528/2112/4224) and the type of correction wanted (1 ECC for all the page/1 ECC per 256 bytes of data /1 ECC per 512 bytes of data). Page size is configured setting the PAGESIZE field in the ECC Mode Register (ECC\_MR). Type of correction is configured setting the TYPECORRECT field in the ECC Mode Register (ECC\_MR).

ECC is automatically computed as soon as a read (00h)/write (80h) command to the NAND Flash or the SmartMedia is detected. Read and write access must start at a page boundary.

ECC results are available as soon as the counter reaches the end of the main area. Values in the ECC Parity Registers (ECC\_PR0 to ECC\_PR15) are then valid and locked until a new start condition occurs (read/write command followed by address cycles).

#### 22.3.1 Write Access

Once the Flash memory page is written, the computed ECC codes are available in the ECC Parity (ECC\_PR0 to ECC\_PR15) registers. The ECC code values must be written by the software application in the extra area used for redundancy. The number of write accesses in the extra area is a function of the value of the type of correction field. For example, for 1 ECC per 256 bytes of data for a page of 512 bytes, only the values of ECC\_PR0 and ECC\_PR1 must be written by the software application. Other registers are meaningless.

#### 22.3.2 Read Access

After reading the whole data in the main area, the application must perform read accesses to the extra area where ECC code has been previously stored. Error detection is automatically performed by the ECC controller. Please note that it is mandatory to read consecutively the entire main area and the locations where Parity and NParity values have been previously stored to let the ECC controller perform error detection.

The application can check the ECC Status Registers (ECC\_SR1/ECC\_SR2) for any detected errors. It is up to the application to correct any detected error. ECC computation can detect four different circumstances:


- No error: XOR between the ECC computation and the ECC code stored at the end of the NAND Flash or SmartMedia page is equal to 0. No error flags in the ECC Status Registers (ECC\_SR1/ECC\_SR2).
- Recoverable error: Only the RECERR flags in the ECC Status registers (ECC\_SR1/ECC\_SR2) are set. The
  corrupted word offset in the read page is defined by the WORDADDR field in the ECC Parity Registers
  (ECC\_PR0 to ECC\_PR15). The corrupted bit position in the concerned word is defined in the BITADDR field
  in the ECC Parity Registers (ECC\_PR0 to ECC\_PR15).
- ECC error: The ECCERR flag in the ECC Status Registers (ECC\_SR1/ECC\_SR2) are set. An error has
  been detected in the ECC code stored in the Flash memory. The position of the corrupted bit can be found
  by the application performing an XOR between the Parity and the NParity contained in the ECC code stored
  in the Flash memory.
- Non correctable error: The MULERR flag in the ECC Status Registers (ECC\_SR1/ECC\_SR2) are set.
   Several unrecoverable errors have been detected in the Flash memory page.

ECC Status Registers, ECC Parity Registers are cleared when a read/write command is detected or a software reset is performed.



For Single-bit Error Correction and Double-bit Error Detection (SEC-DED) hsiao code is used. 24-bit ECC is generated in order to perform one bit correction per 256 or 512 bytes for pages of 512/2048/4096 8-bit words. 32-bit ECC is generated in order to perform one bit correction per 512/1024/2048/4096 8- or 16-bit words. They are generated according to the schemes shown in Figure 22-2 and Figure 22-3.

Figure 22-2. Parity Generation for 512/1024/2048/4096 8-bit Words




P4'=bit7(+)bit6(+)bit5(+)bit4(+)P4'

To calculate P8' to PX' and P8 to PX, apply the algorithm that follows.



Figure 22-3. Parity Generation for 512/1024/2048/4096 16-bit Words



To calculate P8' to PX' and P8 to PX, apply the algorithm that follows.

```
Page size = 2^n
   for i = 0 to n
   begin
    for (j = 0 to page_size_word)
    begin
     if(j[i] ==1)
      P[2^{i+3}] = bit15(+)bit14(+)bit13(+)bit12(+)
                  bit11(+)bit10(+)bit9(+)bit8(+)
                  bit7(+)bit6(+)bit5(+)bit4(+)bit3(+)
                  bit2(+)bit1(+)bit0(+)P[2^{n+3}]
     else
      P[2^{i+3}]' = bit15(+)bit14(+)bit13(+)bit12(+)
                  bit11(+)bit10(+)bit9(+)bit8(+)
                  bit7(+)bit6(+)bit5(+)bit4(+)bit3(+)
                  bit2(+)bit1(+)bit0(+)P[2^{i+3}]'
     end
   end
```



# 22.4 Error Correction Code Controller (ECC) User Interface

Table 22-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	ECC Control Register	ECC_CR	Write-only	_
0x04	ECC Mode Register	ECC_MR	Read/Write	0x0
0x08	ECC Status Register 1	ECC_SR1	Read-only	0x0
0x0C	ECC Parity Register 0	ECC_PR0	Read-only	0x0
0x10	ECC Parity Register 1	ECC_PR1	Read-only	0x0
0x14	ECC Status Register 1	ECC_SR2	Read-only	0x0
0x18	ECC Parity 2	ECC_PR2	Read-only	0x0
0x1C	ECC Parity 3	ECC_PR3	Read-only	0x0
0x20	ECC Parity 4	ECC_PR4	Read-only	0x0
0x24	ECC Parity 5	ECC_PR5	Read-only	0x0
0x28	ECC Parity 6	ECC_PR6	Read-only	0x0
0x2C	ECC Parity 7	ECC_PR7	Read-only	0x0
0x30	ECC Parity 8	ECC_PR8	Read-only	0x0
0x34	ECC Parity 9	ECC_PR9	Read-only	0x0
0x38	ECC Parity 10	ECC_PR10	Read-only	0x0
0x3C	ECC Parity 11	ECC_PR11	Read-only	0x0
0x40	ECC Parity 12	ECC_PR12	Read-only	0x0
0x44	ECC Parity 13	ECC_PR13	Read-only	0x0
0x48	ECC Parity 14	ECC_PR14	Read-only	0x0
0x4C	ECC Parity 15	ECC_PR15	Read-only	0x0
0x14-0xFC	Reserved	-	_	_



# 22.4.1 ECC Control Register

Name: ECC\_CR
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	SRST	RST

# • RST: RESET Parity

Provides reset to current ECC by software.

1: Reset ECC Parity registers

0: No effect

## • SRST: Soft Reset

Provides soft reset to ECC block

1: Resets all registers.

0: No effect.



# 22.4.2 ECC Mode Register

Name: ECC\_MR
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	-
7	6	5	4	3	2	1	0
_	_	TYPEC	ORRECT	_	_	PAGE	SIZE

# • PAGESIZE: Page Size

This field defines the page size of the NAND Flash device.

PAGESIZE	Description
00	528 words
01	1056 words
10	2112 words
11	4224 words

A word has a value of 8 bits or 16 bits, depending on the NAND Flash or SmartMedia memory organization.

# • TYPECORRECT: Type of Correction

00: 1 bit correction for a page size of 512/1024/2048/4096 bytes.

01: 1 bit correction for 256 bytes of data for a page size of 512/2048/4096 bytes.

10: 1 bit correction for 512 bytes of data for a page size of 512/2048/4096 bytes.

## 22.4.3 ECC Status Register 1

Name: ECC\_SR1
Access: Read-only

31	30	29	28	27	26	25	24
_	MULERR7	ECCERR7	RECERR7	_	MULERR6	ECCERR6	RECERR6
23	22	21	20	19	18	17	16
_	MULERR5	ECCERR5	RECERR5	_	MULERR4	ECCERR4	RECERR4
15	14	13	12	11	10	9	8
_	MULERR3	ECCERR3	RECERR3	-	MULERR2	ECCERR2	RECERR2
7	6	5	4	3	2	1	0
_	MULERR1	ECCERR1	RECERR1	_	MULERR0	ECCERR0	RECERR0

#### RECERRO: Recoverable Error

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.

#### • ECCERR0: ECC Error

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

If TYPECORRECT = 0, read both ECC Parity 0 and ECC Parity 1 registers, the error occurred at the location which contains a 1 in the least significant 16 bits; else read ECC Parity 0 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

#### • MULERRO: Multiple Error

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

# RECERR1: Recoverable Error in the page between the 256th and the 511th bytes or the 512th and the 1023rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.

# • ECCERR1: ECC Error in the page between the 256th and the 511th bytes or the 512th and the 1023rd bytes

Fixed to 0 if TYPECORREC = 0

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 1 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

# • MULERR1: Multiple Error in the page between the 256th and the 511th bytes or the 512th and the 1023rd bytes Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.



• RECERR2: Recoverable Error in the page between the 512th and the 767th bytes or the 1024th and the 1535th bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Errors Detected.
- 1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected.
- ECCERR2: ECC Error in the page between the 512th and the 767th bytes or the 1024th and the 1535th bytes Fixed to 0 if TYPECORREC = 0.
- 0: No Errors Detected.
- 1: A single bit error occurred in the ECC bytes.

Read ECC Parity 2 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

- MULERR2: Multiple Error in the page between the 512th and the 767th bytes or the 1024th and the 1535th bytes Fixed to 0 if TYPECORREC = 0.
- 0: No Multiple Errors Detected.
- 1: Multiple Errors Detected.
- RECERR3: Recoverable Error in the page between the 768th and the 1023rd bytes or the 1536th and the 2047th bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Errors Detected.
- 1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.
- ECCERR3: ECC Error in the page between the 768th and the 1023rd bytes or the 1536th and the 2047th bytes Fixed to 0 if TYPECORREC = 0.
- 0: No Errors Detected.
- 1: A single bit error occurred in the ECC bytes.

Read ECC Parity 3 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

- MULERR3: Multiple Error in the page between the 768th and the 1023rd bytes or the 1536th and the 2047th bytes Fixed to 0 if TYPECORREC = 0.
- 0: No Multiple Errors Detected.
- 1: Multiple Errors Detected.
- RECERR4: Recoverable Error in the page between the 1024th and the 1279th bytes or the 2048th and the 2559th bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Errors Detected.
- 1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.



• ECCERR4: ECC Error in the page between the 1024th and the 1279th bytes or the 2048th and the 2559th bytes Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 4 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

 MULERR4: Multiple Error in the page between the 1024th and the 1279th bytes or the 2048th and the 2559th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

 RECERR5: Recoverable Error in the page between the 1280th and the 1535th bytes or the 2560th and the 3071st bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected

• ECCERR5: ECC Error in the page between the 1280th and the 1535th bytes or the 2560th and the 3071st bytes Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 5 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

 MULERR5: Multiple Error in the page between the 1280th and the 1535th bytes or the 2560th and the 3071st bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

 RECERR6: Recoverable Error in the page between the 1536th and the 1791st bytes or the 3072nd and the 3583rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.

• ECCERR6: ECC Error in the page between the 1536th and the 1791st bytes or the 3072nd and the 3583rd bytes Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 6 register, the error occurred at the location which contains a 1 in the least significant 24 bits.



 MULERR6: Multiple Error in the page between the 1536th and the 1791st bytes or the 3072nd and the 3583rd bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Multiple Errors Detected.
- 1: Multiple Errors Detected.
- RECERR7: Recoverable Error in the page between the 1792nd and the 2047th bytes or the 3584th and the 4095th bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Errors Detected.
- 1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected.
- ECCERR7: ECC Error in the page between the 1792nd and the 2047th bytes or the 3584th and the 4095th bytes Fixed to 0 if TYPECORREC = 0.
- 0: No Errors Detected.
- 1: A single bit error occurred in the ECC bytes.

Read ECC Parity 7 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

 MULERR7: Multiple Error in the page between the 1792nd and the 2047th bytes or the 3584th and the 4095th bytes

Fixed to 0 if TYPECORREC = 0.

- 0: No Multiple Errors Detected.
- 1: Multiple Errors Detected.



# 22.4.4 ECC Status Register 2

Name: ECC\_SR2
Access: Read-only

31	30	29	28	27	26	25	24
_	MULERR15	ECCERR15	RECERR15	_	MULERR14	ECCERR14	RECERR14
23	22	21	20	19	18	17	16
_	MULERR13	ECCERR13	RECERR13	_	MULERR12	ECCERR12	RECERR12
15	14	13	12	11	10	9	8
_	MULERR11	ECCERR11	RECERR11	-	MULERR10	ECCERR10	RECERR10
7	6	5	4	3	2	1	0
_	MULERR9	ECCERR9	RECERR9	_	MULERR8	ECCERR8	RECERR8

#### RECERR8: Recoverable Error in the page between the 2048th and the 2303rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected

#### • ECCERR8: ECC Error in the page between the 2048th and the 2303rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 8 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

## MULERR8: Multiple Error in the page between the 2048th and the 2303rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

## RECERR9: Recoverable Error in the page between the 2304th and the 2559th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.

## • ECCERR9: ECC Error in the page between the 2304th and the 2559th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 9 register, the error occurred at the location which contains a 1 in the least significant 24 bits.



## • MULERR9: Multiple Error in the page between the 2304th and the 2559th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

#### RECERR10: Recoverable Error in the page between the 2560th and the 2815th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected.

#### ECCERR10: ECC Error in the page between the 2560th and the 2815th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 10 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

#### MULERR10: Multiple Error in the page between the 2560th and the 2815th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

#### RECERR11: Recoverable Error in the page between the 2816th and the 3071st bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected

## • ECCERR11: ECC Error in the page between the 2816th and the 3071st bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 11 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

#### MULERR11: Multiple Error in the page between the 2816th and the 3071st bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

## RECERR12: Recoverable Error in the page between the 3072nd and the 3327th bytes

Fixed to 0 if TYPECORREC = 0

0: No Errors Detected

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected



## • ECCERR12: ECC Error in the page between the 3072nd and the 3327th bytes

Fixed to 0 if TYPECORREC = 0

0: No Errors Detected

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 12 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

#### • MULERR12: Multiple Error in the page between the 3072nd and the 3327th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

#### • RECERR13: Recoverable Error in the page between the 3328th and the 3583rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise multiple uncorrected errors were detected.

# ECCERR13: ECC Error in the page between the 3328th and the 3583rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 13 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

## MULERR13: Multiple Error in the page between the 3328th and the 3583rd bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

#### RECERR14: Recoverable Error in the page between the 3584th and the 3839th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected.

#### ECCERR14: ECC Error in the page between the 3584th and the 3839th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 14 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

#### MULERR14: Multiple Error in the page between the 3584th and the 3839th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.



# • RECERR15: Recoverable Error in the page between the 3840th and the 4095th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Errors Detected.

1: Errors Detected. If MUL\_ERROR is 0, a single correctable error was detected. Otherwise, multiple uncorrected errors were detected

## • ECCERR15: ECC Error in the page between the 3840th and the 4095th bytes

Fixed to 0 if TYPECORREC = 0

0: No Errors Detected.

1: A single bit error occurred in the ECC bytes.

Read ECC Parity 15 register, the error occurred at the location which contains a 1 in the least significant 24 bits.

# • MULERR15: Multiple Error in the page between the 3840th and the 4095th bytes

Fixed to 0 if TYPECORREC = 0.

0: No Multiple Errors Detected.

1: Multiple Errors Detected.

# 22.5 Registers for 1 ECC for a page of 512/1024/2048/4096 bytes

### 22.5.1 ECC Parity Register 0

Name: ECC\_PR0
Access: Read-only

	•							
31	30	29	28	27	26	25	24	
_	_	_	_	_	-	_	_	
23	22	21	20	19	18	17	16	
_	_	_	_	_	_	_	_	
15	14	13	12	11	10	9	8	
			WORD	ADDR				
7	6	5	4	3	2	1	0	
	WORD	DADDR BITADDR						

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR: Bit Address

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### WORDADDR: Word Address

During a page read, this value contains the word address (8-bit or 16-bit word depending on the memory plane organization) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.



# 22.5.2 ECC Parity Register 1

Name: ECC\_PR1
Access: Read-only

31	30	29	28	27	26	25	24			
_	_	-	-	_	_	-	-			
23	22	21	20	19	18	17	16			
_	-	-	-	-	_	-	-			
15	14	13	12	11	10	9	8			
			NPA	RITY						
7	6	5	4	3	2	1	0			
	NPARITY									

### • NPARITY

# 22.6 Registers for 1 ECC per 512 bytes for a page of 512/2048/4096 bytes, 8-bit word

### 22.6.1 ECC Parity Register 0

Name: ECC\_PR0
Access: Read-only

	,						
31	30	29	28	27	26	25	24
-	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
			NPARIT	Y0			
15	14	13	12	11	10	9	8
	NPARIT	ΓΥ0			WORD	DADD0	
7	6	5	4	3	2	1	0
	V	VORDADDR0				BITADDR0	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR0: corrupted Bit Address in the page between the first byte and the 511th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR0: corrupted Word Address in the page between the first byte and the 511th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### NPARITY0



# 22.6.2 ECC Parity Register 1

Name: ECC\_PR1
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
			NPARIT	Y1			
15	14	13	12	11	10	9	8
	NPARIT'	Y1			WORD	ADD1	
7	6	5	4	3	2	1	0
	We	ORDADDR1				BITADDR1	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR1: corrupted Bit Address in the page between the 512th and the 1023rd bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR1: corrupted Word Address in the page between the 512th and the 1023rd bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### NPARITY1

### 22.6.3 ECC Parity Register 2

Name: ECC\_PR2
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			NPARIT	Y2			
15	14	13	12	11	10	9	8
	NPARIT	Y2			WORD	ADDR2	
7	6	5	4	3	2	1	0
	V	VORDADDR2				BITADDR2	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR2: corrupted Bit Address in the page between the 1023rd and the 1535th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR2: corrupted Word Address in the page in the page between the 1023rd and the 1535th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY2



# 22.6.4 ECC Parity Register 3

Name: ECC\_PR3
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	_	-	-	_
23	22	21	20	19	18	17	16
			NPARIT	`Y3			
15	14	13	12	11	10	9	8
	NPARIT	Y3			WORD	ADDR3	
7	6	5	4	3	2	1	0
	W	ORDADDR3				BITADDR3	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR3: corrupted Bit Address in the page between the1536th and the 2047th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR3 corrupted Word Address in the page between the 1536th and the 2047th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY3

# 22.6.5 ECC Parity Register 4

Name: ECC\_PR4
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	-	-	_	_
23	22	21	20	19	18	17	16
			NPARIT	Υ4			
15	14	13	12	11	10	9	8
	NPARIT	Y4			WORD	ADDR4	
7	6	5	4	3	2	1	0
	W	ORDADDR4				BITADDR4	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR4: corrupted Bit Address in the page between the 2048th and the 2559th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR4: corrupted Word Address in the page between the 2048th and the 2559th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY4



# 22.6.6 ECC Parity Register 5

Name: ECC\_PR5
Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	_	_	-	-	_
23	22	21	20	19	18	17	16
			NPARIT	Y5			
15	14	13	12	11	10	9	8
	NPARIT	Y5			WORDA	ADDR5	
7	6	5	4	3	2	1	0
	W	ORDADDR5				BITADDR5	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR5: corrupted Bit Address in the page between the 2560th and the 3071st bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR5: corrupted Word Address in the page between the 2560th and the 3071st bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY5

### 22.6.7 ECC Parity Register 6

Name: ECC\_PR6
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			NPARIT	Y6			
15	14	13	12	11	10	9	8
	NPARI	Y6			WORD	ADDR6	
7	6	5	4	3	2	1	0
	V	VORDADDR6				BITADDR6	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR6: corrupted Bit Address in the page between the 3072nd and the 3583rd bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR6: corrupted Word Address in the page between the 3072nd and the 3583rd bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### NPARITY6



# 22.6.8 ECC Parity Register 7

Name: ECC\_PR7
Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	_	_	-	_	_
23	22	21	20	19	18	17	16
			NPARIT	Ύ7			
15	14	13	12	11	10	9	8
	NPARIT	Y7			WORD	ADDR7	
7	6	5	4	3	2	1	0
	W	ORDADDR7				BITADDR7	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR7: corrupted Bit Address in the page between the 3584h and the 4095th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR7: corrupted Word Address in the page between the 3584th and the 4095th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY7

# 22.7 Registers for 1 ECC per 256 bytes for a page of 512/2048/4096 bytes, 8-bit word

### 22.7.1 ECC Parity Register 0

Name: ECC\_PR0
Access: Read-only

	,						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY0			
15	14	13	12	11	10	9	8
	NPARIT	Ύ0		0		WORDADDR0	
7	6	5	4	3	2	1	0
	W	/ORDADDR0				BITADDR0	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR0: corrupted Bit Address in the page between the first byte and the 255th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR0: corrupted Word Address in the page between the first byte and the 255th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### NPARITY0



# 22.7.2 ECC Parity Register 1

Name: ECC\_PR1
Access: Read-only

0.4				o=		0.5	0.4
31	30	29	28	27	26	25	24
_	_	-	_	_	-	_	_
23	22	21	20	19	18	17	16
0				NPARITY1			
15	14	13	12	11	10	9	8
	NPARIT	Y1		0		WORDADDR1	
7	6	5	4	3	2	1	0
	W	ORDADDR1				BITADDR1	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR1: corrupted Bit Address in the page between the 256th and the 511th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR1: corrupted Word Address in the page between the 256th and the 511th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY1

# 22.7.3 ECC Parity Register 2

Name: ECC\_PR2
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY2			
15	14	13	12	11	10	9	8
	NPARIT	Y2		0		WORDADD2	
7	6	5	4	3	2	1	0
	W	ORDADDR2				BITADDR2	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR2: corrupted Bit Address in the page between the 512th and the 767th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR2: corrupted Word Address in the page between the 512th and the 767th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY2



# 22.7.4 ECC Parity Register 3

Name: ECC\_PR3
Access: Read-only

31	30	29	28	27	26	25	24
-	_	-	_	_	-	_	_
23	22	21	20	19	18	17	16
0				NPARITY3			
15	14	13	12	11	10	9	8
	NPARIT	Y3		0		WORDADDR3	
7	6	5	4	3	2	1	0
	W	ORDADDR3				BITADDR3	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

# • BITADDR3: corrupted Bit Address in the page between the 768th and the 1023rd bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR3: corrupted Word Address in the page between the 768th and the 1023rd bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless

### • NPARITY3

### 22.7.5 ECC Parity Register 4

Name: ECC\_PR4
Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	_	-	_	-	_
23	22	21	20	19	18	17	16
0			1	NPARITY4			
15	14	13	12	11	10	9	8
	NPARIT	Y4		0	V	VORDADDR4	
7	6	5	4	3	2	1	0
	W	ORDADDR4				BITADDR4	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR4: corrupted bit address in the page between the 1024th and the 1279th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR4: corrupted word address in the page between the 1024th and the 1279th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY4



# 22.7.6 ECC Parity Register 5

Name: ECC\_PR5
Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
 23	22	21	20	19	18	17	16
0				NPARITY5			
15	14	13	12	11	10	9	8
	NPARIT	Y5		0	V	VORDADDR5	
 7	6	5	4	3	2	1	0
	W	/ORDADDR5				BITADDR5	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR5: corrupted Bit Address in the page between the 1280th and the 1535th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR5: corrupted Word Address in the page between the 1280th and the 1535th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY5

### 22.7.7 ECC Parity Register 6

Name: ECC\_PR6
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY6			
15	14	13	12	11	10	9	8
	NPARIT	Y6		0		WORDADDR6	
7	6	5	4	3	2	1	0
	W	ORDADDR6				BITADDR6	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR6: corrupted bit address in the page between the 1536th and the1791st bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR6: corrupted word address in the page between the 1536th and the1791st bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### NPARITY6



# 22.7.8 ECC Parity Register 7

Name: ECC\_PR7
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	-	-	-	_
23	22	21	20	19	18	17	16
0				NPARITY7			
15	14	13	12	11	10	9	8
	NPARIT	Υ7		0		WORDADDR7	
7	6	5	4	3	2	1	0
	W	ORDADDR7				BITADDR7	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR7: corrupted Bit Address in the page between the 1792nd and the 2047th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR7: corrupted Word Address in the page between the 1792nd and the 2047th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY7

### 22.7.9 ECC Parity Register 8

Name: ECC\_PR8
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY8			
15	14	13	12	11	10	9	8
	NPARI	ΓΥ8		0		WORDADDR8	
7	6	5	4	3	2	1	0
	V	VORDADDR8				BITADDR8	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR8: corrupted Bit Address in the page between the 2048th and the 2303rd bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR8: corrupted Word Address in the page between the 2048th and the 2303rd bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY8



### 22.7.10 ECC Parity Register 9

Name: ECC\_PR9
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
0				NPARITY9			
15	14	13	12	11	10	9	8
	NPARIT	Y9		0		WORDADDR9	
7	6	5	4	3	2	1	0
	W	ORDADDR9				BITADDR9	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR9: corrupted bit address in the page between the 2304th and the 2559th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR9: corrupted word address in the page between the 2304th and the 2559th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless

### • NPARITY9

### 22.7.11 ECC Parity Register 10

Name: ECC\_PR10 Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY10			
15	14	13	12	11	10	9	8
	NPARIT	Y10		0		WORDADDR10	
7	6	5	4	3	2	1	0
	W	ORDADDR10				BITADDR10	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR10: corrupted Bit Address in the page between the 2560th and the2815th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR10: corrupted Word Address in the page between the 2560th and the 2815th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY10



### 22.7.12 ECC Parity Register 11

Name: ECC\_PR11 Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	-	-	_	_
23	22	21	20	19	18	17	16
0				NPARITY11			
15	14	13	12	11	10	9	8
	NPARIT'	Y11		0		WORDADDR11	
7	6	5	4	3	2	1	0
	W	ORDADDR11				BITADDR11	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR11: corrupted Bit Address in the page between the 2816th and the 3071st bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR11: corrupted Word Address in the page between the 2816th and the 3071st bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY11

### 22.7.13 ECC Parity Register 12

Name: ECC\_PR12 Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY12			
15	14	13	12	11	10	9	8
	NPARIT	Y12		0		WORDADDR12	
7	6	5	4	3	2	1	0
	W	ORDADDR12				BITADDR12	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### • BITADDR12; corrupted Bit Address in the page between the 3072nd and the 3327th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR12: corrupted Word Address in the page between the 3072nd and the 3327th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY12



# 22.7.14 ECC Parity Register 13

Name: ECC\_PR13
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
0				NPARITY13			
15	14	13	12	11	10	9	8
	NPARIT	Y13		0		WORDADDR13	
7	6	5	4	3	2	1	0
	W	ORDADDR13				BITADDR13	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR13: corrupted Bit Address in the page between the 3328th and the 3583rd bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR13: corrupted Word Address in the page between the 3328th and the 3583rd bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY13

### 22.7.15 ECC Parity Register 14

Name: ECC\_PR14 Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	-	-	-
23	22	21	20	19	18	17	16
0		NPARITY14					
15	14	13	12	11	10	9	8
	NPARITY14					WORDADDR14	
7	6	5	4	3	2	1	0
	WORDADDR14					BITADDR14	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR14: corrupted Bit Address in the page between the 3584th and the 3839th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR14: corrupted Word Address in the page between the 3584th and the 3839th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

#### • NPARITY14



# 22.7.16 ECC Parity Register 15

Name: ECC\_PR15
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
0		NPARITY15					
15	14	13	12	11	10	9	8
	NPARITY15					WORDADDR15	
7	6	5	4	3	2	1	0
	WORDADDR15					BITADDR15	

Once the entire main area of a page is written with data, the register content must be stored at any free location of the spare area.

### . BITADDR15: corrupted Bit Address in the page between the 3840th and the 4095th bytes

During a page read, this value contains the corrupted bit offset where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • WORDADDR15: corrupted Word Address in the page between the 3840th and the 4095th bytes

During a page read, this value contains the word address (8-bit word) where an error occurred, if a single error was detected. If multiple errors were detected, this value is meaningless.

### • NPARITY15

# 23. Peripheral DMA Controller (PDC)

### 23.1 Description

The Peripheral DMA Controller (PDC) transfers data between on-chip serial peripherals and the on- and/or off-chip memories. The link between the PDC and a serial peripheral is operated by the AHB to ABP bridge.

The user interface of each PDC channel is integrated into the user interface of the peripheral it serves. The user interface of mono directional channels (receive only or transmit only), contains two 32-bit memory pointers and two 16-bit counters, one set (pointer, counter) for current transfer and one set (pointer, counter) for next transfer. The bi-directional channel user interface contains four 32-bit memory pointers and four 16-bit counters. Each set (pointer, counter) is used by current transmit, next transmit, current receive and next receive.

Using the PDC removes processor overhead by reducing its intervention during the transfer. This significantly reduces the number of clock cycles required for a data transfer, which improves microcontroller performance.

To launch a transfer, the peripheral triggers its associated PDC channels by using transmit and receive signals. When the programmed data is transferred, an end of transfer interrupt is generated by the peripheral itself.

#### 23.2 Embedded Characteristics

- Acting as one AHB Bus Matrix Master
- Allows data transfers from/to peripheral to/from any memory space without any intervention of the processor.
- Next Pointer support, prevents strong real-time constraints on buffer management.




The Peripheral DMA Controller handles transfer requests from the channel according to the following priorities (Low to High priorities):

Table 23-1. Peripheral DMA Controller

Instance name	Channel T/R
DBGU	Transmit
USART3	Transmit
USART2	Transmit
USART1	Transmit
USART0	Transmit
AC97C	Transmit
SPI1	Transmit
SPI0	Transmit
SSC1	Transmit
SSC0	Transmit
TSADCC	Receive
DBGU	Receive
USART3	Receive
USART2	Receive
USART1	Receive
USART0	Receive
AC97C	Receive
SPI1	Receive
SPI0	Receive
SSC1	Receive
SSC0	Receive

# 23.3 Block Diagram

Figure 23-1. Block Diagram





# 23.4 Functional Description

### 23.4.1 Configuration

The PDC channel user interface enables the user to configure and control data transfers for each channel. The user interface of each PDC channel is integrated into the associated peripheral user interface.

The user interface of a serial peripheral, whether it is full or half duplex, contains four 32-bit pointers (RPR, RNPR, TPR, TNPR) and four 16-bit counter registers (RCR, RNCR, TCR, TNCR). However, the transmit and receive parts of each type are programmed differently: the transmit and receive parts of a full duplex peripheral can be programmed at the same time, whereas only one part (transmit or receive) of a half duplex peripheral can be programmed at a time.

32-bit pointers define the access location in memory for current and next transfer, whether it is for read (transmit) or write (receive). 16-bit counters define the size of current and next transfers. It is possible, at any moment, to read the number of transfers left for each channel.

The PDC has dedicated status registers which indicate if the transfer is enabled or disabled for each channel. The status for each channel is located in the associated peripheral status register. Transfers can be enabled and/or disabled by setting TXTEN/TXTDIS and RXTEN/RXTDIS in the peripheral's Transfer Control Register.

At the end of a transfer, the PDC channel sends status flags to its associated peripheral. These flags are visible in the peripheral status register (ENDRX, ENDTX, RXBUFF, and TXBUFE). Refer to Section 23.4.3 and to the associated peripheral user interface.

#### 23.4.2 Memory Pointers

Each full duplex peripheral is connected to the PDC by a receive channel and a transmit channel. Both channels have 32-bit memory pointers that point respectively to a receive area and to a transmit area in on- and/or off-chip memory.

Each half duplex peripheral is connected to the PDC by a bidirectional channel. This channel has two 32-bit memory pointers, one for current transfer and the other for next transfer. These pointers point to transmit or receive data depending on the operating mode of the peripheral.

Depending on the type of transfer (byte, half-word or word), the memory pointer is incremented respectively by 1, 2 or 4 bytes.

If a memory pointer address changes in the middle of a transfer, the PDC channel continues operating using the new address.

#### 23.4.3 Transfer Counters

Each channel has two 16-bit counters, one for current transfer and the other one for next transfer. These counters define the size of data to be transferred by the channel. The current transfer counter is decremented first as the data addressed by current memory pointer starts to be transferred. When the current transfer counter reaches zero, the channel checks its next transfer counter. If the value of next counter is zero, the channel stops transferring data and sets the appropriate flag. But if the next counter value is greater then zero, the values of the next pointer/next counter are copied into the current pointer/current counter and the channel resumes the transfer whereas next pointer/next counter get zero/zero as values. At the end of this transfer the PDC channel sets the appropriate flags in the Peripheral Status Register.

The following list gives an overview of how status register flags behave depending on the counters' values:

- ENDRX flag is set when the PERIPH RCR reaches zero.
- RXBUFF flag is set when both PERIPH RCR and PERIPH RNCR reach zero.
- ENDTX flag is set when the PERIPH TCR reaches zero.
- TXBUFE flag is set when both PERIPH TCR and PERIPH TNCR reach zero.



These status flags are described in the Peripheral Status Register.

#### 23.4.4 Data Transfers

The serial peripheral triggers its associated PDC channels' transfers using transmit enable (TXEN) and receive enable (RXEN) flags in the transfer control register integrated in the peripheral's user interface.

When the peripheral receives an external data, it sends a Receive Ready signal to its PDC receive channel which then requests access to the Matrix. When access is granted, the PDC receive channel starts reading the peripheral Receive Holding Register (RHR). The read data are stored in an internal buffer and then written to memory.

When the peripheral is about to send data, it sends a Transmit Ready to its PDC transmit channel which then requests access to the Matrix. When access is granted, the PDC transmit channel reads data from memory and puts them to Transmit Holding Register (THR) of its associated peripheral. The same peripheral sends data according to its mechanism.

#### 23.4.5 PDC Flags and Peripheral Status Register

Each peripheral connected to the PDC sends out receive ready and transmit ready flags and the PDC sends back flags to the peripheral. All these flags are only visible in the Peripheral Status Register.

Depending on the type of peripheral, half or full duplex, the flags belong to either one single channel or two different channels.

#### 23.4.5.1 Receive Transfer End

This flag is set when PERIPH RCR reaches zero and the last data has been transferred to memory.

It is reset by writing a non zero value in PERIPH RCR or PERIPH RNCR.

#### 23.4.5.2 Transmit Transfer End

This flag is set when PERIPH\_TCR reaches zero and the last data has been written into peripheral THR.

It is reset by writing a non zero value in PERIPH\_TCR or PERIPH\_TNCR.

#### 23.4.5.3 Receive Buffer Full

This flag is set when PERIPH\_RCR reaches zero with PERIPH\_RNCR also set to zero and the last data has been transferred to memory.

It is reset by writing a non zero value in PERIPH\_TCR or PERIPH\_TNCR.

### 23.4.5.4 Transmit Buffer Empty

This flag is set when PERIPH\_TCR reaches zero with PERIPH\_TNCR also set to zero and the last data has been written into peripheral THR.

It is reset by writing a non zero value in PERIPH TCR or PERIPH TNCR.



# 23.5 Peripheral DMA Controller (PDC) User Interface

Table 23-2. Register Mapping

Offset	Register	Name <sup>(1)</sup>	Access	Reset
0x100	Receive Pointer Register	PERIPH_RPR	Read/Write	0
0x104	Receive Counter Register	PERIPH_RCR	Read/Write	0
0x108	Transmit Pointer Register	PERIPH_TPR	Read/Write	0
0x10C	Transmit Counter Register	PERIPH_TCR	Read/Write	0
0x110	Receive Next Pointer Register	PERIPH_RNPR	Read/Write	0
0x114	Receive Next Counter Register	PERIPH_RNCR	Read/Write	0
0x118	Transmit Next Pointer Register	PERIPH_TNPR	Read/Write	0
0x11C	Transmit Next Counter Register	PERIPH_TNCR	Read/Write	0
0x120	Transfer Control Register	PERIPH_PTCR	Write-only	_
0x124	Transfer Status Register	PERIPH_PTSR	Read-only	0

Note: 1. PERIPH: Ten registers are mapped in the peripheral memory space at the same offset. These can be configured by the user according to the function and the desired peripheral.

# 23.5.1 Receive Pointer Register

Name: PERIPH\_RPR

Access: Read/Write

31	30	29	28	27	26	25	24			
	RXPTR									
23	22	21	20	19	18	17	16			
	RXPTR									
15	14	13	12	11	10	9	8			
	RXPTR									
7	6	5	4	3	2	1	0			
	RXPTR									

# • RXPTR: Receive Pointer Register

RXPTR must be set to receive buffer address.

When a half duplex peripheral is connected to the PDC, RXPTR = TXPTR.



# 23.5.2 Receive Counter Register

Name: PERIPH\_RCR

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	1	1	_	_	-	_	
23	22	21	20	19	18	17	16	
_	_	ı	ı	_	_	-	_	
15	14	13	12	11	10	9	8	
	RXCTR							
7	6	5	4	3	2	1	0	
RXCTR								

# • RXCTR: Receive Counter Register

RXCTR must be set to receive buffer size.

When a half duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the receiver

1–65535 = Starts peripheral data transfer if corresponding channel is active

# 23.5.3 Transmit Pointer Register

Name: PERIPH\_TPR
Access: Read/Write

31	30	29	28	27	26	25	24			
	TXPTR									
23	22	21	20	19	18	17	16			
	TXPTR									
15	14	13	12	11	10	9	8			
	TXPTR									
7	6	5	4	3	2	1	0			
	TXPTR									

# • TXPTR: Transmit Counter Register

TXPTR must be set to transmit buffer address.

When a half duplex peripheral is connected to the PDC, RXPTR = TXPTR.



# 23.5.4 Transmit Counter Register

Name: PERIPH\_TCR
Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	-	-	_	_	_	_	
15	14	13	12	11	10	9	8	
	TXCTR							
7	6	5	4	3	2	1	0	
	TXCTR							

# • TXCTR: Transmit Counter Register

TXCTR must be set to transmit buffer size.

When a half duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the transmitter

1–65535 = Starts peripheral data transfer if corresponding channel is active

# 23.5.5 Receive Next Pointer Register

Name: PERIPH\_RNPR

Access: Read/Write

31	30	29	28	27	26	25	24					
	RXNPTR											
23	22	21	20	19	18	17	16					
	RXNPTR											
15	14	13	12	11	10	9	8					
	RXNPTR											
7	6	5	4	3	2	1	0					
	RXNPTR											

### • RXNPTR: Receive Next Pointer

RXNPTR contains next receive buffer address.

When a half duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



# 23.5.6 Receive Next Counter Register

Name: PERIPH\_RNCR

Access: Read/Write

31	30	29	28	27	26	25	24				
_	_	_	_	_	_	_	_				
23	22	21	20	19	18	17	16				
_	_	ı	-	_	_	-	_				
15	14	13	12	11	10	9	8				
	RXNCTR										
7	6	5	4	3	2	1	0				
	RXNCTR										

### • RXNCTR: Receive Next Counter

RXNCTR contains next receive buffer size.

When a half duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.

# 23.5.7 Transmit Next Pointer Register

Name: PERIPH\_TNPR

Access: Read/Write

31	30	29	28	27	26	25	24					
	TXNPTR											
23	22	21	20	19	18	17	16					
	TXNPTR											
15	14	13	12	11	10	9	8					
	TXNPTR											
7	6	5	4	3	2	1	0					
	TXNPTR											

### • TXNPTR: Transmit Next Pointer

TXNPTR contains next transmit buffer address.

When a half duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



# 23.5.8 Transmit Next Counter Register

Name: PERIPH\_TNCR

Access: Read/Write

31	30	29	28	27	26	25	24				
_	_	_	_	_	_	_	-				
23	22	21	20	19	18	17	16				
_	-	-	1	_	_	1	_				
15	14	13	12	11	10	9	8				
	TXNCTR										
7	6	5	4	3	2	1	0				
	TXNCTR										

### • TXNCTR: Transmit Counter Next

TXNCTR contains next transmit buffer size.

When a half duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.

### 23.5.9 Transfer Control Register

Name: PERIPH PTCR

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	TXTDIS	TXTEN
7	6	5	4	3	2	1	0
_	_	_	-	-	_	RXTDIS	RXTEN

#### RXTEN: Receiver Transfer Enable

0: No effect.

When a half duplex peripheral is connected to the PDC, enabling the receiver channel requests automatically disables the transmitter channel requests. It is forbidden to set both TXTEN and RXTEN for a half duplex peripheral.

#### • RXTDIS: Receiver Transfer Disable

0: No effect.

1: Disables the PDC receiver channel requests.

When a half duplex peripheral is connected to the PDC, disabling the receiver channel requests also disables the transmitter channel requests.

#### • TXTEN: Transmitter Transfer Enable

0: No effect.

1: Enables the PDC transmitter channel requests.

When a half duplex peripheral is connected to the PDC, it enables the transmitter channel requests only if RXTEN is not set. It is forbidden to set both TXTEN and RXTEN for a half duplex peripheral.

#### • TXTDIS: Transmitter Transfer Disable

0: No effect.

1: Disables the PDC transmitter channel requests.

When a half duplex peripheral is connected to the PDC, disabling the transmitter channel requests disables the receiver channel requests.



<sup>1:</sup> Enables PDC receiver channel requests if RXTDIS is not set.

# 23.5.10 Transfer Status Register

Name: PERIPH\_PTSR

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	1	-	-	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	TXTEN
7	6	5	4	3	2	1	0
_	-	_	-	-	_	_	RXTEN

### • RXTEN: Receiver Transfer Enable

0: PDC Receiver channel requests are disabled.

1: PDC Receiver channel requests are enabled.

### • TXTEN: Transmitter Transfer Enable

0: PDC Transmitter channel requests are disabled.

1: PDC Transmitter channel requests are enabled.

# 24. Clock Generator

### 24.1 Description

The Clock Generator User Interface is embedded within the Power Management Controller Interface and is described in Section 25.12. However, the Clock Generator registers are named CKGR\_.


### 24.2 Embedded Characteristics

The Clock Generator is made up of:

- One Low Power 32768 Hz Slow Clock Oscillator with bypass mode
- One Low-Power RC oscillator
- One 12 MHz Main Oscillator, which can be bypassed
- One 400 to 800 MHz programmable PLLA, capable to provide the clock MCK to the processor and to the
  peripherals. This PLL has an input divider to offer a wider range of output frequencies from the 12 MHz
  input, the only limitation being the lowest input frequency shall be higher or equal to 2 MHz.

The USB Device and Host HS Clocks are provided by a the dedicated UTMI PLL (UPLL) embedded in the UTMI macro.

Figure 24-1. Clock Generator Block Diagram






### 24.3 Slow Clock Crystal Oscillator

The Clock Generator integrates a 32,768 Hz low-power oscillator. The XIN32 and XOUT32 pins must be connected to a 32,768 Hz crystal. Two external capacitors must be wired as shown in Figure 24-2.

Figure 24-2. Typical Slow Clock Crystal Oscillator Connection



### 24.4 Slow Clock RC Oscillator


The user has to take into account the possible drifts of the RC Oscillator. More details are given in Section 48.2 "DC Characteristics".

#### 24.5 Slow Clock Selection

The slow clock can be generated either by an external 32,768 Hz crystal or by the on-chip RC oscillator. The 32768 Hz crystal oscillator can be bypassed by setting the bit OSC32BYP to accept an external slow clock on XIN32.

The internal RC oscillator and the 32768 Hz oscillator can be enabled by setting to 1, respectively, RCEN bit and OSC32EN bit in the System Controller user interface. The OSCSEL command selects the slow clock source.

Figure 24-3. Slow Clock Selection



RCEN, OSC32EN, OSCSEL and OSC32BYP bits are located in the Slow Clock Configuration Register (SCKCR) located at address 0xFFFFD50 in the backed up part of the System Controller and so are preserved while VDDBU is present.

After a VDDBU power-on reset, the default configuration is RCEN = 1, OSC32EN = 0 and OSCSEL = 0, allowing the system to start on the internal RC oscillator.

The programmer controls the slow clock switching by software and so must take precautions during the switching phase.



### 24.5.1 Switch from Internal RC Oscillator to the 32768 Hz Crystal

To switch from internal RC oscillator to the 32768 Hz crystal, the programmer must execute the following sequence:

- Switch the master clock to a source different from slow clock (PLLA or PLLB or Main Oscillator) through the Power management Controller.
- Enable the 32768 Hz oscillator by setting the bit OSCEN to 1.
- Wait 32768 Hz Startup Time for clock stabilization (software loop)
- Switch from internal RC to 32768Hz by setting the bit OSCSEL to 1.
- Wait 5 slow clock cycles for internal resynchronization
- Disable the RC oscillator by setting the bit RCEN to 0.

### 24.5.2 Bypass the 32768 Hz Oscillator

The following step must be added to bypass the 32768 Hz Oscillator.

- An external clock must be connected on XIN32.
- Enable the bypass path OSC32BYP bit set to 1.
- Disable the 32768 Hz oscillator by setting the bit OSC32EN to 0.

#### 24.5.3 Switch from 32768 Hz Crystal to the Internal RC oscillator

The same procedure must be followed to switch from 32768 Hz crystal to the internal RC oscillator.

- Switch the master clock to a source different from slow clock (PLLA or PLLB or Main Oscillator)
- Enable the internal RC oscillator by setting the bit RCEN to 1.
- Wait internal RC Startup Time for clock stabilization (software loop)
- Switch from 32768 Hz oscillator to internal RC by setting the bit OSCSEL to 0
- Wait 5 slow clock cycles for internal resynchronization
- Disable the 32768 Hz oscillator by setting the bit OSC32EN to 0



# 24.5.4 Slow Clock Configuration Register

Name: SCKCR

Address: 0xFFFFD50
Access: Read/Write

31     30     29     28     27     26     25     24       -     -     -     -     -     -     -     -       23     22     21     20     19     18     17     16       -     -     -     -     -     -     -     -       15     14     13     12     11     10     9     8       -     -     -     -     -     -     -       7     6     5     4     3     2     1     0       -     -     -     -     OSCSEL     OSC32BYP     OSC32EN     RCEN								
-     -     -     -     -     -     -       15     14     13     12     11     10     9     8       -     -     -     -     -     -     -       7     6     5     4     3     2     1     0	31	30	29	28	27	26	25	24
-     -     -     -     -     -     -       15     14     13     12     11     10     9     8       -     -     -     -     -     -     -       7     6     5     4     3     2     1     0	_	_	_	_	-	_	_	_
-     -     -     -     -     -     -       7     6     5     4     3     2     1     0	23	22	21	20	19	18	17	16
-     -     -     -     -     -     -       7     6     5     4     3     2     1     0	_	_	_	_	_	_	_	_
	15	14	13	12	11	10	9	8
	_	_	_	_	_	_	-	_
OSCSEL OSC32BYP OSC32EN RCEN	7	6	5	4	3	2	1	0
	_	_	_	_	OSCSEL	OSC32BYP	OSC32EN	RCEN

# • RCEN: Internal RC

0: RC is disabled

1: RC is enabled

#### • OSC32EN: 32768 Hz Oscillator

0: 32768 Hz oscillator is disabled

1: 32768 Hz oscillator is enabled

### • OSC32BYP: 32768 Hz Oscillator Bypass

0: 32768 Hz oscillator is not bypassed

1: 32768 Hz oscillator is bypassed, accept an external slow clock on XIN32

#### • OSCSEL: Slow Clock Selector

0: Slow clock is internal RC


1: Slow clock is 32768 Hz oscillator

### 24.6 Main Oscillator

The Main Oscillator is designed for a 12 MHz fundamental crystal. The 12 MHz is an input of the PLLA and the UPLL used to generate the 480 MHz USB High Speed Clock (UPLLCK).

Figure 24-4 shows the Main Oscillator block diagram.


Figure 24-4. Main Oscillator Block Diagram



#### 24.6.1 Main Oscillator Connections

The typical crystal connection is illustrated in Figure 24-5. For further details on the electrical characteristics of the Main Oscillator, see Section 48.2 "DC Characteristics".

Figure 24-5. Typical Crystal Connection



### 24.6.2 Main Oscillator Startup Time

The startup time of the 12 MHz Main Oscillator is given in Section 48.2 "DC Characteristics".

#### 24.6.3 Main Oscillator Control

To minimize the power required to start up the system, the main oscillator is disabled after reset and slow clock is selected.

The software enables or disables the main oscillator so as to reduce power consumption by clearing the MOSCEN bit in the Main Oscillator Register (CKGR\_MOR).

When disabling the main oscillator by clearing the MOSCEN bit in CKGR\_MOR, the MOSCS bit in PMC\_SR is automatically cleared, indicating the main clock is off.

When enabling the main oscillator, the user must initiate the main oscillator counter with a value corresponding to the startup time of the oscillator. This startup time depends on the crystal frequency connected to the main oscillator.



When the MOSCEN bit and the OSCOUNT are written in CKGR\_MOR to enable the main oscillator, the MOSCS bit in PMC\_SR (Status Register) is cleared and the counter starts counting down on the slow clock divided by 8 from the OSCOUNT value. Since the OSCOUNT value is coded with 8 bits, the maximum startup time is about 62 ms.

When the counter reaches 0, the MOSCS bit is set, indicating that the main clock is valid. Setting the MOSCS bit in PMC\_IMR can trigger an interrupt to the processor.

#### 24.6.4 Main Oscillator Bypass

The user can input a clock on the device instead of connecting a crystal. In this case, the user has to provide the external clock signal on the XIN pin. The input characteristics of the XIN pin under these conditions are given in the product electrical characteristics section. The programmer has to be sure to set the OSCBYPASS bit to 1 and the MOSCEN bit to 0 in the Main OSC register (CKGR\_MOR) for the external clock to operate properly.


#### 24.7 Divider and PLLA Block

The PLLA embeds an input divider to increase the accuracy of the resulting clock signals. However, the user must respect the PLLA minimum input frequency when programming the divider.

The PLLA embeds also an output divisor by 2.

Figure 24-6 shows the block diagram of the divider and PLLA block.

Figure 24-6. Divider and PLLA Block Diagram



#### 24.7.1 Divider and Phase Lock Loop Programming

The divider can be set between 1 and 255 in steps of 1. When a divider field (DIV) is set to 0, the output of the corresponding divider and the PLL output is a continuous signal at level 0. On reset, each DIV field is set to 0, thus the corresponding PLL input clock is set to 0.

The PLLA allows multiplication of the divider's outputs. The PLLA clock signal has a frequency that depends on the respective source signal frequency and on the parameters DIVA and MULA. The factor applied to the source signal frequency is (MULA + 1)/DIVA. When MULA is written to 0, the PLLA is disabled and its power consumption is saved. Re-enabling the PLLA can be performed by writing a value higher than 0 in the MUL field.


Whenever the PLLA is re-enabled or one of its parameters is changed, the LOCKA bit in PMC\_SR is automatically cleared. The values written in the PLLACOUNT field in CKGR\_PLLAR are loaded in the PLLA counter. The PLLA counter then decrements at the speed of the Slow Clock until it reaches 0. At this time, the LOCK bit is set in PMC\_SR and can trigger an interrupt to the processor. The user has to load the number of Slow Clock cycles required to cover the PLLA transient time into the PLLACOUNT field.

The PLLA clock can be divided by 2 by writing the PLLADIV2 bit in PMC\_MCKR.



# 24.8 UTMI Bias and Phase Lock Loop Programming

The multiplier is built-in to 40 to obtain the USB High Speed 480 MHz.



Whenever the UPLL is enabled by writing UPLLEN in CKGR\_UCKR, the LOCKU bit in PMC\_SR is automatically cleared. The values written in the PLLCOUNT field in CKGR\_UCKR are loaded in the UPLL counter. The UPLL counter then decrements at the speed of the Slow Clock divided by 8 until it reaches 0. At this time, the LOCKU bit is set in PMC\_SR and can trigger an interrupt to the processor. The user has to load the number of Slow Clock cycles required to cover the UPLL transient time into the PLLCOUNT field. The BIAS, needed for High Speed operations, is enabled by writing BIASEN in CKGR\_UCKR once the PLL locked.



# 25. Power Management Controller (PMC)

### 25.1 Description

The Power Management Controller (PMC) optimizes power consumption by controlling all system and user peripheral clocks. The PMC enables/disables the clock inputs to many of the peripherals and the ARM Processor.

### 25.2 Embedded Characteristics

The Power Management Controller provides all the clock signals to the system.

#### PMC input clocks:

- UPLLCK: From UTMI PLL
- PLLACK From PLLA
- SLCK: slow clock from OSC32K or internal RC OSC
- MAINCK: from 12 MHz external oscillator

#### PMC output clocks

- Processor Clock PCK
- Master Clock MCK, in particular to the Matrix and the memory interfaces. The divider can be 1,2,3 or 4
- DDR system clock equal to 2xMCK

Note: DDR system clock is not available when Master Clock (MCK) equals Processor Clock (PCK).

- USB Host EHCl High speed clock (UPLLCK)
- USB OHCI clocks (UHP48M and UHP12M)
- Independent peripheral clocks, typically at the frequency of MCK
- Two programmable clock outputs: PCK0 and PCK1

This allows the software control of five flexible operating modes:

- Normal Mode, processor and peripherals running at a programmable frequency
- Idle Mode, processor stopped waiting for an interrupt
- Slow Clock Mode, processor and peripherals running at low frequency
- Standby Mode, mix of Idle and Backup Mode, peripheral running at low frequency, processor stopped waiting for an interrupt
- Backup Mode, Main Power Supplies off, VDDBU powered by a battery



# 25.3 Block Diagram

**PLLACK** USBS USB UHP48M USBDIV+1 OHCI UHP12M USB **EHCI** → PCK Processor **UPLLCK** Clock int Controller Divider /1 /1.5 /2 → SysClk DDR Prescaler /4 → MCK /1,/2,/4,.../64 MAINCK SLCK Peripherals Master Clock Controller Clock Controller → periph\_clk[..] ON/OFF SLCK ON/OFF MAINCK Prescaler → pck[..] 1,/2,/4,...,/64 **UPLLCK** Programmable Clock Controller

Figure 25-1. Power Management Controller Block Diagram

### 25.3.1 Main Application Modes

The Power Management Controller provides three main application modes.

#### 25.3.1.1 Normal Mode

- PLLA and UPLL are running respectively at 400 MHz and 480 MHz
- USB Device High Speed and Host EHCI High Speed operations are allowed
- Full Speed OHCI input clock is UPLLCK, USBDIV is 9 (division by 10)
- System Input clock is PLLACK, PCK is 400 MHz
- MDIV is '11', MCK is 133 MHz
- DDR2 can be used at up to 133 MHz

### 25.3.1.2 USB HS and LPDDR Mode

- Only UPLL is running at 480 MHz, PLLA power consumption is saved
- USB Device High Speed and Host EHCI High Speed operations are allowed
- Full Speed OHCl input clock is UPLLCK, USBDIV is 9 (division by 10)
- System Input clock is UPLLCK, Prescaler is 2, PCK is 240 MHz
- MDIV is '01', MCK is 120 MHz
- Only LPDDR can be used at up to 120 MHz



#### 25.3.1.3 No UDP HS, UHP FS and DDR2 Mode

- Only PLLA is running at 384 MHz, UPLL power consumption is saved
- USB Device High Speed and Host EHCI High Speed operations are NOT allowed
- Full Speed OHCI input clock is PLLACK, USBDIV is 7 (division by 8)
- System Input clock is PLLACK, PCK is 384 MHz
- MDIV is '11', MCK is 128 MHz
- DDR2 can be used at up to 128 MHz

#### 25.4 Master Clock Controller

The Master Clock Controller provides selection and division of the Master Clock (MCK). MCK is the clock provided to all the peripherals and the memory controller.

The Master Clock is selected from one of the clocks provided by the Clock Generator. Selecting the Slow Clock provides a Slow Clock signal to the whole device. Selecting the Main Clock saves power consumption of the PLLA.


The Master Clock Controller is made up of a clock selector and a prescaler. It also contains a Master Clock divider which allows the processor clock to be faster than the Master Clock.

The Master Clock selection is made by writing the CSS field (Clock Source Selection) in PMC\_MCKR (Master Clock Register). The prescaler supports the division by a power of 2 of the selected clock between 1 and 64. The PRES field in PMC\_MCKR programs the prescaler. The Master Clock divider can be programmed through the MDIV field in PMC\_MCKR.

Note: It is forbidden to modify MDIV and CSS at the same access. Each field must be modified separately with a wait for MCKRDY flag between the first field modification and the second field modification.

Each time PMC\_MCKR is written to define a new Master Clock, the MCKRDY bit is cleared in PMC\_SR. It reads 0 until the Master Clock is established. Then, the MCKRDY bit is set and can trigger an interrupt to the processor. This feature is useful when switching from a high-speed clock to a lower one to inform the software when the change is actually done.

Figure 25-2. Master Clock Controller



#### 25.5 Processor Clock Controller

The PMC features a Processor Clock Controller (PCK) that implements the Processor Idle Mode. The Processor Clock can be disabled by writing the System Clock Disable Register (PMC\_SCDR). The status of this clock (at least for debug purpose) can be read in the System Clock Status Register (PMC\_SCSR).

The Processor Clock PCK is enabled after a reset and is automatically re-enabled by any enabled interrupt. The Processor Idle Mode is achieved by disabling the Processor Clock and entering Wait for Interrupt Mode. The Processor Clock is automatically re-enabled by any enabled fast or normal interrupt, or by reset of the product.



Note: The ARM Wait for Interrupt mode is entered by means of CP15 coprocessor operation. Refer to the Atmel application note *Optimizing Power Consumption of AT91SAM9261-based Systems*, literature number 6217.

When the Processor Clock is disabled, the current instruction is finished before the clock is stopped, but this does not prevent data transfers from other masters of the system bus.

### 25.6 USB Device and Host clocks

The USB Device and Host High Speed ports clocks are controlled by the UDPHS and UHPHS bits in PMC\_PCER. To save power on this peripheral when they are is not used, the user can set these bits in PMC\_PCDR. The UDPHS and UHPHS bits PMC\_PCSR gives the activity of these clocks.

The PMC also provides the clocks UHP48M and UHP12M to the USB Host OHCI. The USB Host OHCI clocks are controlled by the UHP bit in PMC\_SCER. To save power on this peripheral when it is not used, the user can set the UHP bit in PMC\_SCDR. The UHP bit in PMC\_SCSR gives the activity of this clock. The USB host OHCI requires both the 12/48 MHz signal and the Master Clock. USBDIV field in PMC\_USB register is to be programmed to 9 (division by 10) for normal operations.

To further reduce power consumption the user can stop UTMI PLL (in this case USB high-speed operations are not possible). Nevertheless, as the USB OHCI input clock (PLLA or UTMI PLL) can be selected with the USBS bit in the PMC\_USB register, OHCI full-speed operation remains possible.

The user must program the USB OHCI Input Clock and the USBDIV divider in the PMC\_USB register to generate a 48 MHz and a 12 MHz signal with an accuracy of ± 0.25%.

### 25.7 LPDDR/DDR2 Clock

The Power Management Controller controls the clocks of the DDR memory. It provides SysClk DDR internal clock. That clock is used by the DDR Controller to provide DDR control, data and DDR clock signals.

The DDR clock can be enabled and disabled with DDRCK bit respectively in PMC\_SCER and PMC\_SDER registers. At reset DDR clock is disabled to save power consumption.

The Input clock is the same as Master Clock. The Output SysClk DDR Clock is 2xMCK.

In the case MDIV = '00', PCK = MCK and SysClk DDR and DDRCK clocks are not available.

If Input clock is PLLACK/PLLADIV2, the DDR Controller can drive DDR2 and LPDDR at up to 133 MHz with MDIV = '11'.

To save PLLA power consumption, the user can choose UPLLCK an Input clock for the system. In this case the DDR Controller can drive LPDDR at up to 120 MHz.

# 25.8 Peripheral Clock Controller

The Power Management Controller controls the clocks of each embedded peripheral by the way of the Peripheral Clock Controller. The user can individually enable and disable the Master Clock on the peripherals by writing into the Peripheral Clock Enable (PMC\_PCER) and Peripheral Clock Disable (PMC\_PCDR) registers. The status of the peripheral clock activity can be read in the Peripheral Clock Status Register (PMC\_PCSR).

When a peripheral clock is disabled, the clock is immediately stopped. The peripheral clocks are automatically disabled after a reset.

In order to stop a peripheral, it is recommended that the system software wait until the peripheral has executed its last programmed operation before disabling the clock. This is to avoid data corruption or erroneous behavior of the system.



The bit number within the Peripheral Clock Control registers (PMC\_PCER, PMC\_PCDR, and PMC\_PCSR) is the Peripheral Identifier defined at the product level. Generally, the bit number corresponds to the interrupt source number assigned to the peripheral.

# 25.9 Programmable Clock Output Controller

The PMC controls two signals to be output on external pins PCKx. Each signal can be independently programmed via the PMC\_PCKx registers.

PCKx can be independently selected between the Slow clock, the Master Clock, the PLLACK/PLLADIV2, the UTMI PLL output and the main clock by writing the CSS and CSSMCK fields in PMC\_PCKx. Each output signal can also be divided by a power of 2 between 1 and 64 by writing the PRES (Prescaler) field in PMC\_PCKx.

Each output signal can be enabled and disabled by writing 1 in the corresponding bit, PCKx of PMC\_SCER and PMC\_SCDR, respectively. Status of the active programmable output clocks are given in the PCKx bits of PMC\_SCSR (System Clock Status Register).

Moreover, like the PCK, a status bit in PMC\_SR indicates that the Programmable Clock is actually what has been programmed in the Programmable Clock registers.

As the Programmable Clock Controller does not manage with glitch prevention when switching clocks, it is strongly recommended to disable the Programmable Clock before any configuration change and to re-enable it after the change is actually performed.

## 25.10 Programming Sequence

1. Enabling the 12 MHz Main Oscillator:

The main oscillator is enabled by setting the MOSCEN field in the CKGR\_MOR. In some cases it may be advantageous to define a start-up time. This can be achieved by writing a value in the OSCOUNT field in the CKGR\_MOR.

Once this register has been correctly configured, the user must wait for MOSCS field in the PMC\_SR to be set. This can be done either by polling the status register or by waiting the interrupt line to be raised if the associated interrupt to MOSCS has been enabled in the PMC\_IER.

Setting PLLA and divider:

All parameters needed to configure PLLA and the divider are located in the CKGR PLLAR.

The DIVA field is used to control divider itself. A value between 0 and 255 can be programmed. Divider output is divider input divided by DIVA parameter. By default DIVA parameter is set to 0 which means that divider is turned off.

The OUTA field is used to select the PLLA output frequency range.

The MULA field is the PLLA multiplier factor. This parameter can be programmed between 0 and 254. If MULA is set to 0, PLLA will be turned off, otherwise the PLLA output frequency is PLLA input frequency multiplied by (MULA + 1).

The PLLACOUNT field specifies the number of slow clock cycles before LOCKA bit is set in the PMC\_SR after CKGR\_PLLAR has been written.

Once the PMC\_PLLAR has been written, the user must wait for the LOCKA bit to be set in the PMC\_SR. This can be done either by polling the status register or by waiting the interrupt line to be raised if the associated interrupt to LOCKA has been enabled in the PMC\_IER. All parameters in CKGR\_PLLAR can be programmed in a single write operation. If at some stage one of the following parameters, MULA, DIVA is modified, LOCKA bit will go low to indicate that PLLA is not ready yet. When PLLA is locked, LOCKA will be set again. The user is constrained to wait for LOCKA bit to be set before using the PLLA output clock.



### Code Example:

write\_register(CKGR\_PLLAR,0x00040805)

If PLLA and divider are enabled, the PLLA input clock is the main clock. PLLA output clock is PLLA input clock multiplied by 5. Once CKGR\_PLLAR has been written, LOCKA bit will be set after eight slow clock cycles.

3. Setting Bias and High Speed PLL (UPLL) for UTMI

The UTMI PLL is enabled by setting the UPLLEN field in the CKGR\_UCKR. The UTMI Bias must is enabled by setting the BIASEN field in the CKGR\_UCKR in the same time. In some cases it may be advantageous to define a start-up time. This can be achieved by writing a value in the PLLCOUNT field in the CKGR\_UCKR.

Once this register has been correctly configured, the user must wait for LOCKU field in the PMC\_SR to be set. This can be done either by polling the status register or by waiting the interrupt line to be raised if the associated interrupt to LOCKU has been enabled in the PMC\_IER.

4. Selection of Master Clock and Processor Clock

The Master Clock and the Processor Clock are configurable via the PMC\_MCKR.

The CSS field is used to select the clock source of the Master Clock and Processor Clock dividers. By default, the selected clock source is slow clock.

The PRES field is used to control the Master/Processor Clock prescaler. The user can choose between different values (1, 2, 4, 8, 16, 32, 64). Prescaler output is the selected clock source divided by PRES parameter. By default, PRES parameter is set to 1 which means that the input clock of the Master Clock and Processor Clock dividers is equal to slow clock.

The MDIV field is used to control the Master Clock divider. It is possible to choose between different values (0, 1, 2, 3). The Master Clock output is Master/Processor Clock Prescaler output divided by 1, 2, 4 or 3, depending on the value programmed in MDIV.

The PLLADIV2 field is used to control the PLLA Clock divider. It is possible to choose between different values (0, 1). The PMC PLLA Clock input is divided by 1 or 2, depending on the value programmed in PLLADIV2.

By default, MDIV and PLLLADIV2 are set to 0, which indicates that Processor Clock is equal to the Master Clock

Once the PMC\_MCKR has been written, the user must wait for the MCKRDY bit to be set in the PMC\_SR. This can be done either by polling the status register or by waiting for the interrupt line to be raised if the associated interrupt to MCKRDY has been enabled in the PMC\_IER.

The PMC\_MCKR must not be programmed in a single write operation. The preferred programming sequence for the PMC MCKR is as follows:

- If a new value for CSS field corresponds to PLLA Clock,
  - Program the PRES field in the PMC\_MCKR.
  - Wait for the MCKRDY bit to be set in the PMC\_SR.
  - Program the CSS field in the PMC\_MCKR.
  - Wait for the MCKRDY bit to be set in the PMC SR.
- If a new value for CSS field corresponds to Main Clock or Slow Clock,
  - Program the CSS field in the PMC\_MCKR.
  - Wait for the MCKRDY bit to be set in the PMC SR.
  - Program the PRES field in the PMC MCKR.
  - Wait for the MCKRDY bit to be set in the PMC\_SR.



If at some stage one of the following parameters, CSS or PRES, is modified, the MCKRDY bit will go low to indicate that the Master Clock and the Processor Clock are not ready yet. The user must wait for MCKRDY bit to be set again before using the Master and Processor Clocks.

Note:

IF PLLA clock was selected as the Master Clock and the user decides to modify it by writing in CKGR\_PLLAR, the MCKRDY flag will go low while PLLA is unlocked. Once PLLA is locked again, LOCK goes high and MCKRDY is set. While PLLA is unlocked, the Master Clock selection is automatically changed to Main Clock. For further information, see Section 25.11.2. "Clock Switching Waveforms" on page 346.

#### Code Example:

```
write_register(PMC_MCKR,0x00000001)
wait (MCKRDY=1)
    write_register(PMC_MCKR,0x00000011)
    wait (MCKRDY=1)
```

The Master Clock is main clock divided by 16.

The Processor Clock is the Master Clock.

5. Selection of Programmable clocks

Programmable clocks are controlled via registers; PMC\_SCER, PMC\_SCDR and PMC\_SCSR.

Programmable clocks can be enabled and/or disabled via the PMC\_SCER and PMC\_SCDRs. Depending on the system used, two programmable clocks can be enabled or disabled. The PMC\_SCSR provides a clear indication as to which Programmable clock is enabled. By default all Programmable clocks are disabled.

PMC\_PCKx registers are used to configure programmable clocks.

The CSS and CSSMCK fields are used to select the programmable clock divider source. Five clock options are available: main clock, slow clock, master clock, PLLACK, UPLLCK. By default, the clock source selected is slow clock.

The PRES field is used to control the programmable clock prescaler. It is possible to choose between different values (1, 2, 4, 8, 16, 32, 64). Programmable clock output is prescaler input divided by PRES parameter. By default, the PRES parameter is set to 1 which means that master clock is equal to slow clock.

Once the PMC\_PCKx register has been programmed, The corresponding programmable clock must be enabled and the user is constrained to wait for the PCKRDYx bit to be set in the PMC\_SR. This can be done either by polling the status register or by waiting the interrupt line to be raised if the associated interrupt to PCKRDYx has been enabled in the PMC\_IER. All parameters in PMC\_PCKx can be programmed in a single write operation.

If the CSS and PRES parameters are to be modified, the corresponding programmable clock must be disabled first. The parameters can then be modified. Once this has been done, the user must re-enable the programmable clock and wait for the PCKRDYx bit to be set.

#### Code Example:

```
write_register(PMC_PCK0,0x00000015)
```

Programmable clock 0 is main clock divided by 32.

### 6. Enabling Peripheral Clocks

Once all of the previous steps have been completed, the peripheral clocks can be enabled and/or disabled via registers PMC\_PCER and PMC\_PCDR.



Depending on the system used, 19 peripheral clocks can be enabled or disabled. The PMC\_PCSR provides a clear view as to which peripheral clock is enabled.

Note: Each enabled peripheral clock corresponds to Master Clock.

#### Code Examples:

```
write_register(PMC_PCER,0x00000110)
```

Peripheral clocks 4 and 8 are enabled.

```
write_register(PMC_PCDR,0x00000010)
```

Peripheral clock 4 is disabled.

# 25.11 Clock Switching Details

### 25.11.1 Master Clock Switching Timings

Table 25-1 gives the worst case timings required for the Master Clock to switch from one selected clock to another one. This is in the event that the prescaler is de-activated. When the prescaler is activated, an additional time of 64 clock cycles of the new selected clock has to be added.

Table 25-1. Clock Switching Timings (Worst Case)

From	Main Clock	SLCK	PLLA Clock		
То					
Main Clock	_	4 x SLCK + 2.5 x Main Clock	3 x PLLA Clock + 4 x SLCK + 1 x Main Clock		
SLCK	0.5 x Main Clock + 4.5 x SLCK	-	3 x PLLA Clock + 5 x SLCK		
PLLA Clock	0.5 x Main Clock + 4 x SLCK + PLLACOUNT x SLCK + 2.5 x PLLAx Clock	2.5 x PLLA Clock + 5 x SLCK + PLLACOUNT x SLCK	2.5 x PLLA Clock + 4 x SLCK + PLLACOUNT x SLCK		



### 25.11.2 Clock Switching Waveforms

Figure 25-3. Switch Master Clock from Slow Clock to PLLA Clock




Figure 25-5. Change PLLA Programming





Figure 25-6. Programmable Clock Output Programming





# 25.12 Power Management Controller (PMC) User Interface

Table 25-2. Register Mapping

Offset	Register	Name	Access	Reset Value
0x0000	System Clock Enable Register	PMC_SCER	Write-only	_
0x0004	System Clock Disable Register	PMC_SCDR	Write-only	_
0x0008	System Clock Status Register	PMC _SCSR	Read-only	0x01
0x000C	Reserved	_	-	_
0x0010	Peripheral Clock Enable Register	PMC _PCER	Write-only	_
0x0014	Peripheral Clock Disable Register	PMC_PCDR	Write-only	_
0x0018	Peripheral Clock Status Register	PMC_PCSR	Read-only	0x0
0x001C	UTMI Clock Configuration Register	CKGR_UCKR	Read/Write	0x1020 0800
0x0020	Main Oscillator Register	CKGR_MOR	Read/Write	0x0
0x0024	Main Clock Frequency Register	CKGR_MCFR	Read-only	0x0
0x0028	PLLA Register	CKGR_PLLAR	Read/Write	0x3F00
0x002C	Reserved	_	-	_
0x0030	Master Clock Register	PMC_MCKR	Read/Write	0x0
0x0038	USB Clock Register	PMC_USB	Read/Write	0x0
0x003C	Reserved	_	_	_
0x0040	Programmable Clock 0 Register	PMC_PCK0	Read/Write	0x0
0x0044	Programmable Clock 1 Register	PMC_PCK1	Read/Write	0x0
0x0048-0x005C	Reserved	_	_	_
0x0060	Interrupt Enable Register	PMC_IER	Write-only	
0x0064	Interrupt Disable Register	PMC_IDR	Write-only	
0x0068	Status Register	PMC_SR	Read-only	0x08
0x006C	Interrupt Mask Register	PMC_IMR	Read-only	0x0
0x0070-0x007C	Reserved	_	_	_
0x0080	PLL Charge Pump Current Register	PMC_PLLICPR	Read/Write	0x0

# 25.12.1 PMC System Clock Enable Register

Name: PMC\_SCER Address: 0xFFFFC00 Access: Write-only

	,						
31	30	29	28	27	26	25	
_	_		-		-	_	
23	22	21	20	19	18	17	
	_		_	-	1	_	

_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	ı	ı	_	-	1	_
15	14	13	12	11	10	9	8
PCK7	PCK6	PCK5	PCK4	PCK5	PCK4	PCK1	PCK0
7	6	5	4	3	2	1	0
PCK7	UHP	_	_	_	DDRCK	_	_

### • DDRCK: DDR Clock Enable

0: No effect.

1: Enables the DDR clock.

### • UHP: USB Host OHCI Clocks Enable

0: No effect.

1: Enables the UHP48M and UHP12M OHCI clocks.

# • PCKx: Programmable Clock x Output Enable

0: No effect.

1: Enables the corresponding Programmable Clock output.



24

# 25.12.2 PMC System Clock Disable Register

Name: PMC\_SCDR
Address: 0xFFFFC04
Access: Write-only

31	30	29	28	27	26	25	24
_	1	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
PCK7	PCK6	PCK5	PCK4	PCK5	PCK4	PCK1	PCK0
7	6	5	4	3	2	1	0
PCK7	UHP	_	_	_	DDRCK	_	PCK

### • PCK: Processor Clock Disable

0: No effect.

1: Disables the Processor clock. This is used to enter the processor in Idle Mode.

#### • DDRCK: DDR Clock Disable

0: No effect.

1: Disables the DDR clock.

### • UHP: USB Host OHCI Clock Disable

0: No effect.

1: Disables the UHP48M and UHP12M OHCI clocks.

### • PCKx: Programmable Clock x Output Disable

0: No effect.

1: Disables the corresponding Programmable Clock output.

# 25.12.3 PMC System Clock Status Register

Name: PMC\_SCSR
Address: 0xFFFFC08
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	_	_	_	_
15	14	13	12	11	10	9	8
PCK7	PCK6	PCK5	PCK4	PCK5	PCK4	PCK1	PCK0
7	6	5	4	3	2	1	0
PCK7	UHP	_	_	_	DDRCK	_	PCK

#### • PCK: Processor Clock Status

0: The Processor clock is disabled.

1: The Processor clock is enabled.

#### • DDRCK: DDR Clock Status

0: The DDR clock is disabled.

1: The DDR clock is enabled.

### • UHP: USB Host Port Clock Status

0: The UHP48M and UHP12M OHCI clocks are disabled.

1: The UHP48M and UHP12M OHCI clocks are enabled.

### • PCKx: Programmable Clock x Output Status

0: The corresponding Programmable Clock output is disabled.

1: The corresponding Programmable Clock output is enabled.



# 25.12.4 PMC Peripheral Clock Enable Register

Name: PMC\_PCER
Address: 0xFFFFC10

Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	-	-

# • PIDx: Peripheral Clock x Enable

0: No effect.

Note: PID2 to PID31 refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.

Note: Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.

<sup>1:</sup> Enables the corresponding peripheral clock.

# 25.12.5 PMC Peripheral Clock Disable Register

Name: PMC\_PCDR
Address: 0xFFFFC14

Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	-	-

# • PIDx: Peripheral Clock x Disable

0: No effect.

Note: PID2 to PID31 refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.



<sup>1:</sup> Disables the corresponding peripheral clock.

# 25.12.6 PMC Peripheral Clock Status Register

Name: PMC\_PCSR
Address: 0xFFFFC18

Access:	Read-only
0.4	00

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	_	_

# • PIDx: Peripheral Clock x Status

0: The corresponding peripheral clock is disabled.

Note: PID2 to PID31 refer to identifiers as defined in the section "Peripheral Identifiers" in the product datasheet.

<sup>1:</sup> The corresponding peripheral clock is enabled.

# 25.12.7 PMC UTMI Clock Configuration Register

Name: CKGR\_UCKR
Address: 0xFFFFC1C
Access: Read/Write

7100000.	rtodd, vviito						
31	30	29	28	27	26	25	24
	BIASC	COUNT		-	_	_	BIASEN
23	22	21	20	19	18	17	16
	PLLC	OUNT		_	_	_	UPLLEN
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
_	_	_		_	_		
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

#### • UPLLEN: UTMI PLL Enable

0: The UTMI PLL is disabled.

1: The UTMI PLL is enabled.

When UPLLEN is set, the LOCKU flag is set once the UTMI PLL startup time is achieved.

### • PLLCOUNT: UTMI PLL Start-up Time

Specifies the number of Slow Clock cycles multiplied by 8 for the UTMI PLL start-up time.

#### • BIASEN: UTMI BIAS Enable

0: The UTMI BIAS is disabled.

1: The UTMI BIAS is enabled.

### • BIASCOUNT: UTMI BIAS Start-up Time

Specifies the number of Slow Clock cycles for the UTMI BIAS start-up time.



# 25.12.8 PMC Clock Generator Main Oscillator Register

Name:	CKGR_MOR						
Address:	0xFFFFFC20						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11 OUNT	10	9	8
			030	00111			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	OSCBYPASS	MOSCEN

#### MOSCEN: Main Oscillator Enable

A crystal must be connected between XIN and XOUT.

0: The Main Oscillator is disabled.

1: The Main Oscillator is enabled. OSCBYPASS must be set to 0.

When MOSCEN is set, the MOSCS flag is set once the Main Oscillator startup time is achieved.

### OSCBYPASS: Oscillator Bypass

0: No effect.

1: The Main Oscillator is bypassed. MOSCEN must be set to 0. An external clock must be connected on XIN.

When OSCBYPASS is set, the MOSCS flag in PMC\_SR is automatically set.

Clearing MOSCEN and OSCBYPASS bits allows resetting the MOSCS flag.

### OSCOUNT: Main Oscillator Start-up Time

Specifies the number of Slow Clock cycles multiplied by 8 for the Main Oscillator start-up time.

# 25.12.9 PMC Clock Generator Main Clock Frequency Register

Name: CKGR\_MCFR
Address: 0xFFFFC24
Access: Read-only

ACCESS.	ixeau-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	MAINRDY
15	14	13	12	11	10	9	8
			MA	INF			
7	6	5	4	3	2	1	0
	•		MA	INF		•	

# • MAINF: Main Clock Frequency

Gives the number of Main Clock cycles within 16 Slow Clock periods.

### MAINRDY: Main Clock Ready

0: MAINF value is not valid or the Main Oscillator is disabled.

1: The Main Oscillator has been enabled previously and MAINF value is available.



### 25.12.10 PMC Clock Generator PLLA Register

6

Name: CKGR PLLAR Address: 0xFFFFC28 Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MULA 15 14 13 12 10 9 8 11 OUTA PLLACOUNT

DIVA

3

2

Possible limitations on PLL input frequencies and multiplier factors should be checked before using the PMC.

4

Warning: Bit 29 must always be set to 1 when programming the CKGR\_PLLAR.

5

### • DIVA: Divider A

7

DIVA	Divider Selected
0	Divider output is 0
1	Divider is bypassed
2–255	Divider output is the selected clock divided by DIVA.

### • PLLACOUNT: PLLA Counter

Specifies the number of slow clock cycles before the LOCKA bit is set in PMC\_SR after CKGR\_PLLAR is written.

### • OUTA: PLLA Clock Frequency Range

To optimize clock performance, this field must be programmed as specified in "PLL Characteristics" in the Electrical Characteristics section of the product datasheet.

#### • MULA: PLLA Multiplier

0: The PLLA is deactivated.

1–254 = The PLLA Clock frequency is the PLLA input frequency multiplied by MULA+ 1.



0

1

# 25.12.11 PMC USB Clock Register

Name: PMC\_USB
Address: 0xFFFFC38
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	-	-	_	_
23	22	21	20	19	18	17	16
_	_	_	ı	ı	ı	_	_
15	14	13	12	11	10	9	8
_	_	_	ı		USE	BDIV	
7	6	5	4	3	2	1	0
_	_	_	ı	ı	ı	_	USBS

# • USBS: USB OHCI Input Clock Selection

0: USB Clock Input is PLLA

1: USB Clock Input is UPLL

### • USBDIV: Divider for USB OHCI Clock.

USB Clock is Input clock divided by USBDIV+1



# 25.12.12 PMC Master Clock Register

Name: PMC\_MCKR
Address: 0xFFFFC30
Access: Read/Write

31	30	29	28	27	26	25	24
_	1	-	_	_		ı	_
23	22	21	20	19	18	17	16
_		ı	_	_		ı	_
15	14	13	12	11	10	9	8
_	-	ı	PLLADIV2	_	ı	M	OIV
7	6	5	4	3	2	1	0
_	-	_		PRES		C	SS

### • CSS: Master/Processor Clock Source Selection

C	SS	Clock Source Selection	
0	0	Slow Clock is selected.	
0	1	Main Clock is selected.	
1	0	PLLA Output clock is selected.	
1	1	UPLL Output clock is selected.	

### • PRES: Master/Processor Clock Prescaler

PRES		S	Master/Processor Clock Dividers Input Clock
0	0	0	Selected clock
0	0	1	Selected clock divided by 2
0	1	0	Selected clock divided by 4
0	1	1	Selected clock divided by 8
1	0	0	Selected clock divided by 16
1	0	1	Selected clock divided by 32
1	1	0	Selected clock divided by 64
1	1	1	Reserved

### • MDIV: Master Clock Division

ME	ΟIV	Master Clock Division
0	0	Master Clock is Prescaler Output Clock divided by 1. Warning: SysClk DDR and DDRCK are not available.
0	1	Master Clock is Prescaler Output Clock divided by 2.  SysClk DDR is equal to 2 x MCK.  DDRCK is equal to MCK.
1	0	Master Clock is Prescaler Output Clock divided by 4.  SysClk DDR is equal to 2 x MCK.  DDRCK is equal to MCK.
1	1	Master Clock is Prescaler Output Clock divided by 3.  SysClk DDR is equal to 2 x MCK.  DDRCK is equal to MCK.

Note: It is forbidden to modify MDIV and CSS at the same access. Each field must be modified separately with a wait for MCKRDY flag between the first field modification and the second field modification.

## • PLLADIV2: PLLA divisor by 2

PLLADIV2	PLLA Clock Division			
0	PLLA clock frequency is divided by 1.			
1	PLLA clock frequency is divided by 2.			



# 25.12.13 PMC Programmable Clock Register

Name: PMC\_PCKx
Address: 0xFFFFC40
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	-	-	_	_
23	22	21	20	19	18	17	16
_	_	_	ı	-	-	_	_
15	14	13	12	11	10	9	8
_	_	_	ı	ı	ı	_	SLCKMCK
7	6	5	4	3	2	1	0
_	_	_	PRES			C	SS

### • CSS: Master Clock Selection

CSS Clock Source Selection		Clock Source Selection
0	0	Slow Clock or Master Clock may be selected depending on SLCKMCK field.
0	1	Main Clock is selected.
1	0	PLLACK/PLLADIV2 is selected.
1	1	UPLLCK is selected.

### • PRES: Programmable Clock Prescaler

F	PRES		Programmable Clock
0	0	0	Selected clock
0	0	1	Selected clock divided by 2
0	1	0	Selected clock divided by 4
0	1	1	Selected clock divided by 8
1	0	0	Selected clock divided by 16
1	0	1	Selected clock divided by 32
1	1	0	Selected clock divided by 64
1	1	1	Reserved

### • SLCKMCK: Slow Clock or Master Clock Selection

0: Slow clock is selected

1: Master clock is selected

To select between Slow Clock and Master Clock, the CSS field must be programmed to '00'.

## 25.12.14 PMC Interrupt Enable Register

Name: PMC\_IER
Address: 0xFFFFC60
Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	_	-	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	-	-	_	_
15	14	13	12	11	10	9	8
_	ı	ı	_	PCK5	PCK4	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	LOCKU	1	-	MCKRDY	1	LOCKA	MOSCS

• MOSCS: Main Oscillator Status Interrupt Enable

• LOCKA: PLL Lock Interrupt Enable

• MCKRDY: Master Clock Ready Interrupt Enable

• LOCKU: UTMI PLL Lock Interrupt Enable

• PCKRDYx: Programmable Clock Ready x Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.



## 25.12.15 PMC Interrupt Disable Register

Name: PMC\_IDR
Address: 0xFFFFC64
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	PCK5	PCK4	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	LOCKU	_	_	MCKRDY	-	LOCKA	MOSCS

• MOSCS: Main Oscillator Status Interrupt Disable

• LOCKA: PLLA Lock Interrupt Disable

• MCKRDY: Master Clock Ready Interrupt Disable

• LOCKU: UTMI PLL Lock Interrupt Disable

• PCKRDYx: Programmable Clock Ready x Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

## 25.12.16 PMC Status Register

Name: PMC\_SR

Address: 0xFFFFC68

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	PCK5	PCK4	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	LOCKU	_	_	MCKRDY	_	LOCKA	MOSCS

### • MOSCS: MOSCS Flag Status

0: Main oscillator is not stabilized.

1: Main oscillator is stabilized.

### • LOCKA: PLLA Lock Status

0: PLLA is not locked

1: PLLA is locked.

### • MCKRDY: Master Clock Status

0: Master Clock is not ready.

1: Master Clock is ready.

# • LOCKU: UPLL Lock Status

0: UPLL is not locked

1: UPLL is locked.

# • PCKRDYx: Programmable Clock Ready Status

0: Programmable Clock x is not ready.

1: Programmable Clock x is ready.



## 25.12.17 PMC Interrupt Mask Register

Name: PMC\_IMR
Address: 0xFFFFC6C
Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	1	-	1	1	_
23	22	21	20	19	18	17	16
_	ı	-	1	1	-	1	_
15	14	13	12	11	10	9	8
_	ı	-	1	PCK5	PCK4	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	LOCKU	_	_	MCKRDY	_	LOCKA	MOSCS

• MOSCS: Main Oscillator Status Interrupt Mask

LOCKA: PLLA Lock Interrupt Mask

• MCKRDY: Master Clock Ready Interrupt Mask

• LOCKU: UTMI PLL Lock Interrupt Mask

• PCKRDYx: Programmable Clock Ready x Interrupt Mask

0: The corresponding interrupt is enabled.

1: The corresponding interrupt is disabled.

## 25.12.18 PLL Charge Pump Current Register

Name: PMC\_PLLICPR
Address: 0xFFFFC80
Access: Read/Write

31	30	29	28	27	26	25	24
_	1	1	-	-		1	_
23	22	21	20	19	18	17	16
_	-	-	1	1	-	1	_
15	14	13	12	11	10	9	8
_	-	-	ı	ı	ı	ı	_
7	6	5	4	3	2	1	0
_	-	-	_	_	_	_	ICPLLA

## • ICPLLA: Charge Pump Current

To optimize clock performance, this field must be programmed as specified in "PLL A Characteristics" in the Electrical Characteristics section of the product datasheet.



# 26. Advanced Interrupt Controller (AIC)

### 26.1 Description

The Advanced Interrupt Controller (AIC) is an 8-level priority, individually maskable, vectored interrupt controller, providing handling of up to thirty-two interrupt sources. It is designed to substantially reduce the software and real-time overhead in handling internal and external interrupts.

The AIC drives the nFIQ (fast interrupt request) and the nIRQ (standard interrupt request) inputs of an ARM processor. Inputs of the AIC are either internal peripheral interrupts or external interrupts coming from the product's pins.

The 8-level Priority Controller allows the user to define the priority for each interrupt source, thus permitting higher priority interrupts to be serviced even if a lower priority interrupt is being treated.

Internal interrupt sources can be programmed to be level sensitive or edge triggered. External interrupt sources can be programmed to be positive-edge or negative-edge triggered or high-level or low-level sensitive.

The fast forcing feature redirects any internal or external interrupt source to provide a fast interrupt rather than a normal interrupt.


#### 26.2 Embedded Characteristics

- Controls the interrupt lines (nIRQ and nFIQ) of the ARM Processor
- Thirty-two individually maskable and vectored interrupt sources
  - Source 0 is reserved for the Fast Interrupt Input (FIQ)
  - Source 1 is reserved for system peripherals (PIT, RTT, PMC, DBGU, etc.)
  - Programmable Edge-triggered or Level-sensitive Internal Sources
  - Programmable Positive/Negative Edge-triggered or High/Low Level-sensitive
- One External Sources plus the Fast Interrupt signal
- 8-level Priority Controller
  - Drives the Normal Interrupt of the processor
  - Handles priority of the interrupt sources 1 to 31
  - Higher priority interrupts can be served during service of lower priority interrupt
- Vectoring
  - Optimizes Interrupt Service Routine Branch and Execution
  - One 32-bit Vector Register per interrupt source
  - Interrupt Vector Register reads the corresponding current Interrupt Vector
- Protect Mode
  - Easy debugging by preventing automatic operations when protect modes are enabled
- Fast Forcing
  - Permits redirecting any normal interrupt source on the Fast Interrupt of the processor




# 26.3 Block Diagram

Figure 26-1. Block Diagram




# 26.4 Application Block Diagram

Figure 26-2. Description of the Application Block



## 26.5 AIC Detailed Block Diagram

Figure 26-3. AIC Detailed Block Diagram





## 26.6 I/O Line Description

Table 26-1. I/O Line Description

Pin Name	Pin Description	Туре
FIQ	Fast Interrupt	Input
IRQ0-IRQn	Interrupt 0-Interrupt n	Input

## 26.7 Product Dependencies

#### 26.7.1 I/O Lines

The interrupt signals FIQ and IRQ0 to IRQn are normally multiplexed through the PIO controllers. Depending on the features of the PIO controller used in the product, the pins must be programmed in accordance with their assigned interrupt function. This is not applicable when the PIO controller used in the product is transparent on the input path.

Table 26-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
AIC	FIQ	PD19	В
AIC	IRQ	PD18	В

#### 26.7.2 Power Management

The Advanced Interrupt Controller is continuously clocked. The Power Management Controller has no effect on the Advanced Interrupt Controller behavior.

The assertion of the Advanced Interrupt Controller outputs, either nIRQ or nFIQ, wakes up the ARM processor while it is in Idle Mode. The General Interrupt Mask feature enables the AIC to wake up the processor without asserting the interrupt line of the processor, thus providing synchronization of the processor on an event.

#### 26.7.3 Interrupt Sources

The Interrupt Source 0 is always located at FIQ. If the product does not feature an FIQ pin, the Interrupt Source 0 cannot be used.

The Interrupt Source 1 is always located at System Interrupt. This is the result of the OR-wiring of the system peripheral interrupt lines. When a system interrupt occurs, the service routine must first distinguish the cause of the interrupt. This is performed by reading successively the status registers of the above mentioned system peripherals.

The interrupt sources 2 to 31 can either be connected to the interrupt outputs of an embedded user peripheral or to external interrupt lines. The external interrupt lines can be connected directly, or through the PIO Controller.

The PIO Controllers are considered as user peripherals in the scope of interrupt handling. Accordingly, the PIO Controller interrupt lines are connected to the Interrupt Sources 2 to 31.

The peripheral identification defined at the product level corresponds to the interrupt source number (as well as the bit number controlling the clock of the peripheral). Consequently, to simplify the description of the functional operations and the user interface, the interrupt sources are named FIQ, SYS, and PID2 to PID31.



### 26.8 Functional Description

### 26.8.1 Interrupt Source Control

#### 26.8.1.1 Interrupt Source Mode

The Advanced Interrupt Controller independently programs each interrupt source. The SRCTYPE field of the corresponding AIC\_SMR (Source Mode Register) selects the interrupt condition of each source.

The internal interrupt sources wired on the interrupt outputs of the embedded peripherals can be programmed either in level-sensitive mode or in edge-triggered mode. The active level of the internal interrupts is not important for the user.

The external interrupt sources can be programmed either in high level-sensitive or low level-sensitive modes, or in positive edge-triggered or negative edge-triggered modes.

### 26.8.1.2 Interrupt Source Enabling

Each interrupt source, including the FIQ in source 0, can be enabled or disabled by using the command registers; AIC\_IECR (Interrupt Enable Command Register) and AIC\_IDCR (Interrupt Disable Command Register). This set of registers conducts enabling or disabling in one instruction. The interrupt mask can be read in the AIC\_IMR. A disabled interrupt does not affect servicing of other interrupts.

### 26.8.1.3 Interrupt Clearing and Setting

All interrupt sources programmed to be edge-triggered (including the FIQ in source 0) can be individually set or cleared by writing respectively the AIC\_ISCR and AIC\_ICCR registers. Clearing or setting interrupt sources programmed in level-sensitive mode has no effect.

The clear operation is perfunctory, as the software must perform an action to reinitialize the "memorization" circuitry activated when the source is programmed in edge-triggered mode. However, the set operation is available for auto-test or software debug purposes. It can also be used to execute an AIC-implementation of a software interrupt.

The AIC features an automatic clear of the current interrupt when the AIC\_IVR (Interrupt Vector Register) is read. Only the interrupt source being detected by the AIC as the current interrupt is affected by this operation. (See "Priority Controller" on page 374.) The automatic clear reduces the operations required by the interrupt service routine entry code to reading the AIC\_IVR. Note that the automatic interrupt clear is disabled if the interrupt source has the Fast Forcing feature enabled as it is considered uniquely as a FIQ source. (For further details, See "Fast Forcing" on page 377.)

The automatic clear of the interrupt source 0 is performed when AIC\_FVR is read.

#### 26.8.1.4 Interrupt Status

For each interrupt, the AIC operation originates in AIC\_IPR (Interrupt Pending Register) and its mask in AIC\_IMR (Interrupt Mask Register). AIC\_IPR enables the actual activity of the sources, whether masked or not.


The AIC\_ISR reads the number of the current interrupt (see "Priority Controller" on page 374) and the register AIC\_CISR gives an image of the signals nIRQ and nFIQ driven on the processor.

Each status referred to above can be used to optimize the interrupt handling of the systems.




### 26.8.1.5 Internal Interrupt Source Input Stage

Figure 26-4. Internal Interrupt Source Input Stage



### 26.8.1.6 External Interrupt Source Input Stage

Figure 26-5. External Interrupt Source Input Stage



### 26.8.2 Interrupt Latencies

Global interrupt latencies depend on several parameters, including:


- The time the software masks the interrupts.
- Occurrence, either at the processor level or at the AIC level.
- The execution time of the instruction in progress when the interrupt occurs.
- The treatment of higher priority interrupts and the resynchronization of the hardware signals.

This section addresses only the hardware resynchronizations. It gives details of the latency times between the event on an external interrupt leading in a valid interrupt (edge or level) or the assertion of an internal interrupt source and the assertion of the nIRQ or nFIQ line on the processor. The resynchronization time depends on the programming of the interrupt source and on its type (internal or external). For the standard interrupt, resynchronization times are given assuming there is no higher priority in progress.

The PIO Controller multiplexing has no effect on the interrupt latencies of the external interrupt sources.


## 26.8.2.1 External Interrupt Edge Triggered Source

Figure 26-6. External Interrupt Edge Triggered Source



#### 26.8.2.2 External Interrupt Level Sensitive Source


Figure 26-7. External Interrupt Level Sensitive Source






#### 26.8.2.3 Internal Interrupt Edge Triggered Source

Figure 26-8. Internal Interrupt Edge Triggered Source



#### 26.8.2.4 Internal Interrupt Level Sensitive Source

Figure 26-9. Internal Interrupt Level Sensitive Source



#### 26.8.3 Normal Interrupt

#### 26.8.3.1 Priority Controller

An 8-level priority controller drives the nIRQ line of the processor, depending on the interrupt conditions occurring on the interrupt sources 1 to 31 (except for those programmed in Fast Forcing).

Each interrupt source has a programmable priority level of 7 to 0, which is user-definable by writing the PRIOR field of the corresponding AIC\_SMR (Source Mode Register). Level 7 is the highest priority and level 0 the lowest.

As soon as an interrupt condition occurs, as defined by the SRCTYPE field of the AIC\_SMR (Source Mode Register), the nIRQ line is asserted. As a new interrupt condition might have happened on other interrupt sources since the nIRQ has been asserted, the priority controller determines the current interrupt at the time the AIC\_IVR (Interrupt Vector Register) is read. The read of AIC\_IVR is the entry point of the interrupt handling which allows the AIC to consider that the interrupt has been taken into account by the software.

The current priority level is defined as the priority level of the current interrupt.

If several interrupt sources of equal priority are pending and enabled when the AIC\_IVR is read, the interrupt with the lowest interrupt source number is serviced first.

The nIRQ line can be asserted only if an interrupt condition occurs on an interrupt source with a higher priority. If an interrupt condition happens (or is pending) during the interrupt treatment in progress, it is delayed until the software indicates to the AIC the end of the current service by writing the AIC\_EOICR (End of Interrupt Command Register). The write of AIC EOICR is the exit point of the interrupt handling.



#### 26.8.3.2 Interrupt Nesting

The priority controller utilizes interrupt nesting in order for the high priority interrupt to be handled during the service of lower priority interrupts. This requires the interrupt service routines of the lower interrupts to re-enable the interrupt at the processor level.

When an interrupt of a higher priority happens during an already occurring interrupt service routine, the nIRQ line is re-asserted. If the interrupt is enabled at the core level, the current execution is interrupted and the new interrupt service routine should read the AIC\_IVR. At this time, the current interrupt number and its priority level are pushed into an embedded hardware stack, so that they are saved and restored when the higher priority interrupt servicing is finished and the AIC\_EOICR is written.

The AIC is equipped with an 8-level wide hardware stack in order to support up to eight interrupt nestings pursuant to having eight priority levels.

#### 26.8.3.3 Interrupt Vectoring

The interrupt handler addresses corresponding to each interrupt source can be stored in the registers AIC\_SVR1 to AIC\_SVR31 (Source Vector Register 1 to 31). When the processor reads AIC\_IVR (Interrupt Vector Register), the value written into AIC\_SVR corresponding to the current interrupt is returned.

This feature offers a way to branch in one single instruction to the handler corresponding to the current interrupt, as AIC\_IVR is mapped at the absolute address 0xFFFF F100 and thus accessible from the ARM interrupt vector at address 0x0000 0018 through the following instruction:

When the processor executes this instruction, it loads the read value in AIC\_IVR in its program counter, thus branching the execution on the correct interrupt handler.

This feature is often not used when the application is based on an operating system (either real-time or not). Operating systems often have a single entry point for all the interrupts and the first task performed is to discern the source of the interrupt.

However, it is strongly recommended to port the operating system on AT91 products by supporting the interrupt vectoring. This can be performed by defining all the AIC\_SVR of the interrupt source to be handled by the operating system at the address of its interrupt handler. When doing so, the interrupt vectoring permits a critical interrupt to transfer the execution on a specific very fast handler and not onto the operating system's general interrupt handler. This facilitates the support of hard real-time tasks (input/outputs of voice/audio buffers and software peripheral handling) to be handled efficiently and independently of the application running under an operating system.

#### 26.8.3.4 Interrupt Handlers

This section gives an overview of the fast interrupt handling sequence when using the AIC. It is assumed that the programmer understands the architecture of the ARM processor, and especially the processor interrupt modes and the associated status bits.

It is assumed that:

- 1. The Advanced Interrupt Controller has been programmed, AIC\_SVR registers are loaded with corresponding interrupt service routine addresses and interrupts are enabled.
- 2. The instruction at the ARM interrupt exception vector address is required to work with the vectoring

```
LDR PC, [PC, # -&F20]
```

When nIRQ is asserted, if the bit "I" of CPSR is 0, the sequence is as follows:

- 1. The CPSR is stored in SPSR\_irq, the current value of the Program Counter is loaded in the Interrupt link register (R14\_irq) and the Program Counter (R15) is loaded with 0x18. In the following cycle during fetch at address 0x1C, the ARM core adjusts R14\_irq, decrementing it by four.
- 2. The ARM core enters Interrupt mode, if it has not already done so.



- 3. When the instruction loaded at address 0x18 is executed, the program counter is loaded with the value read in AIC\_IVR. Reading the AIC\_IVR has the following effects:
  - Sets the current interrupt to be the pending and enabled interrupt with the highest priority. The current level is the priority level of the current interrupt.
  - De-asserts the nIRQ line on the processor. Even if vectoring is not used, AIC\_IVR must be read in order to de-assert nIRQ.
  - Automatically clears the interrupt, if it has been programmed to be edge-triggered.
  - Pushes the current level and the current interrupt number on to the stack.
  - Returns the value written in the AIC SVR corresponding to the current interrupt.
- 4. The previous step has the effect of branching to the corresponding interrupt service routine. This should start by saving the link register (R14\_irq) and SPSR\_IRQ. The link register must be decremented by four when it is saved if it is to be restored directly into the program counter at the end of the interrupt. For example, the instruction SUB PC, LR, #4 may be used.
- 5. Further interrupts can then be unmasked by clearing the "I" bit in CPSR, allowing re-assertion of the nIRQ to be taken into account by the core. This can happen if an interrupt with a higher priority than the current interrupt occurs.
- 6. The interrupt handler can then proceed as required, saving the registers that will be used and restoring them at the end. During this phase, an interrupt of higher priority than the current level will restart the sequence from step 1.

Note: If the interrupt is programmed to be level sensitive, the source of the interrupt must be cleared during this phase.

- 7. The "I" bit in CPSR must be set in order to mask interrupts before exiting to ensure that the interrupt is completed in an orderly manner.
- 8. The End of Interrupt Command Register (AIC\_EOICR) must be written in order to indicate to the AIC that the current interrupt is finished. This causes the current level to be popped from the stack, restoring the previous current level if one exists on the stack. If another interrupt is pending, with lower or equal priority than the old current level but with higher priority than the new current level, the nIRQ line is re-asserted, but the interrupt sequence does not immediately start because the "I" bit is set in the core. SPSR\_irq is restored. Finally, the saved value of the link register is restored directly into the PC. This has the effect of returning from the interrupt to whatever was being executed before, and of loading the CPSR with the stored SPSR, masking or unmasking the interrupts depending on the state saved in SPSR\_irq.

Note: The "I" bit in SPSR is significant. If it is set, it indicates that the ARM core was on the verge of masking an interrupt when the mask instruction was interrupted. Hence, when SPSR is restored, the mask instruction is completed (interrupt is masked).

#### 26.8.4 Fast Interrupt

### 26.8.4.1 Fast Interrupt Source

The interrupt source 0 is the only source which can raise a fast interrupt request to the processor except if fast forcing is used. The interrupt source 0 is generally connected to a FIQ pin of the product, either directly or through a PIO Controller.

#### 26.8.4.2 Fast Interrupt Control

The fast interrupt logic of the AIC has no priority controller. The mode of interrupt source 0 is programmed with the AIC\_SMR0 and the field PRIOR of this register is not used even if it reads what has been written. The field SRCTYPE of AIC\_SMR0 enables programming the fast interrupt source to be positive-edge triggered or negative-edge triggered or high-level sensitive or low-level sensitive

Writing 0x1 in the AIC\_IECR (Interrupt Enable Command Register) and AIC\_IDCR (Interrupt Disable Command Register) respectively enables and disables the fast interrupt. The bit 0 of AIC\_IMR (Interrupt Mask Register) indicates whether the fast interrupt is enabled or disabled.



### 26.8.4.3 Fast Interrupt Vectoring

The fast interrupt handler address can be stored in AIC\_SVR0 (Source Vector Register 0). The value written into this register is returned when the processor reads AIC\_FVR (Fast Vector Register). This offers a way to branch in one single instruction to the interrupt handler, as AIC\_FVR is mapped at the absolute address 0xFFFF F104 and thus accessible from the ARM fast interrupt vector at address 0x0000 001C through the following instruction:

When the processor executes this instruction it loads the value read in AIC\_FVR in its program counter, thus branching the execution on the fast interrupt handler. It also automatically performs the clear of the fast interrupt source if it is programmed in edge-triggered mode.

### 26.8.4.4 Fast Interrupt Handlers

This section gives an overview of the fast interrupt handling sequence when using the AIC. It is assumed that the programmer understands the architecture of the ARM processor, and especially the processor interrupt modes and associated status bits.

### Assuming that:

- 1. The Advanced Interrupt Controller has been programmed, AIC\_SVR0 is loaded with the fast interrupt service routine address, and the interrupt source 0 is enabled.
- 2. The Instruction at address 0x1C (FIQ exception vector address) is required to vector the fast interrupt:

```
LDR PC, [PC, # -&F20]
```

3. The user does not need nested fast interrupts.

When nFIQ is asserted, if the bit "F" of CPSR is 0, the sequence is:

- 1. The CPSR is stored in SPSR\_fiq, the current value of the program counter is loaded in the FIQ link register (R14\_FIQ) and the program counter (R15) is loaded with 0x1C. In the following cycle, during fetch at address 0x20, the ARM core adjusts R14\_fiq, decrementing it by four.
- 2. The ARM core enters FIQ mode.
- 3. When the instruction loaded at address 0x1C is executed, the program counter is loaded with the value read in AIC\_FVR. Reading the AIC\_FVR has effect of automatically clearing the fast interrupt, if it has been programmed to be edge triggered. In this case only, it de-asserts the nFIQ line on the processor.
- 4. The previous step enables branching to the corresponding interrupt service routine. It is not necessary to save the link register R14\_fiq and SPSR\_fiq if nested fast interrupts are not needed.
- 5. The Interrupt Handler can then proceed as required. It is not necessary to save registers R8 to R13 because FIQ mode has its own dedicated registers and the user R8 to R13 are banked. The other registers, R0 to R7, must be saved before being used, and restored at the end (before the next step). Note that if the fast interrupt is programmed to be level sensitive, the source of the interrupt must be cleared during this phase in order to de-assert the interrupt source 0.
- 6. Finally, the Link Register R14\_fiq is restored into the PC after decrementing it by four (with instruction SUB PC, LR, #4 for example). This has the effect of returning from the interrupt to whatever was being executed before, loading the CPSR with the SPSR and masking or unmasking the fast interrupt depending on the state saved in the SPSR.

Note: The "F" bit in SPSR is significant. If it is set, it indicates that the ARM core was just about to mask FIQ interrupts when the mask instruction was interrupted. Hence when the SPSR is restored, the interrupted instruction is completed (FIQ is masked).

Another way to handle the fast interrupt is to map the interrupt service routine at the address of the ARM vector 0x1C. This method does not use the vectoring, so that reading AIC\_FVR must be performed at the very beginning of the handler operation. However, this method saves the execution of a branch instruction.

#### 26.8.4.5 Fast Forcing

The Fast Forcing feature of the advanced interrupt controller provides redirection of any normal Interrupt source on the fast interrupt controller.



Fast Forcing is enabled or disabled by writing to the Fast Forcing Enable Register (AIC\_FFER) and the Fast Forcing Disable Register (AIC\_FFDR). Writing to these registers results in an update of the Fast Forcing Status Register (AIC\_FFSR) that controls the feature for each internal or external interrupt source.

When Fast Forcing is disabled, the interrupt sources are handled as described in the previous pages.

When Fast Forcing is enabled, the edge/level programming and, in certain cases, edge detection of the interrupt source is still active but the source cannot trigger a normal interrupt to the processor and is not seen by the priority handler.

If the interrupt source is programmed in level-sensitive mode and an active level is sampled, Fast Forcing results in the assertion of the nFIQ line to the core.

If the interrupt source is programmed in edge-triggered mode and an active edge is detected, Fast Forcing results in the assertion of the nFIQ line to the core.

The Fast Forcing feature does not affect the Source 0 pending bit in the Interrupt Pending Register (AIC\_IPR).


The FIQ Vector Register (AIC\_FVR) reads the contents of the Source Vector Register 0 (AIC\_SVR0), whatever the source of the fast interrupt may be. The read of the FVR does not clear the Source 0 when the fast forcing feature is used and the interrupt source should be cleared by writing to the Interrupt Clear Command Register (AIC\_ICCR).

All enabled and pending interrupt sources that have the fast forcing feature enabled and that are programmed in edge-triggered mode must be cleared by writing to the Interrupt Clear Command Register. In doing so, they are cleared independently and thus lost interrupts are prevented.

The read of AIC\_IVR does not clear the source that has the fast forcing feature enabled.

The source 0, reserved to the fast interrupt, continues operating normally and becomes one of the Fast Interrupt sources.

Figure 26-10. Fast Forcing



#### 26.8.5 Protect Mode

The Protect Mode permits reading the Interrupt Vector Register without performing the associated automatic operations. This is necessary when working with a debug system. When a debugger, working either with a Debug Monitor or the ARM processor's ICE, stops the applications and updates the opened windows, it might read the AIC User Interface and thus the IVR. This has undesirable consequences:

- If an enabled interrupt with a higher priority than the current one is pending, it is stacked.
- If there is no enabled pending interrupt, the spurious vector is returned.



In either case, an End of Interrupt command is necessary to acknowledge and to restore the context of the AIC. This operation is generally not performed by the debug system as the debug system would become strongly intrusive and cause the application to enter an undesired state.

This is avoided by using the Protect Mode. Writing PROT in AIC\_DCR (Debug Control Register) at 0x1 enables the Protect Mode.

When the Protect Mode is enabled, the AIC performs interrupt stacking only when a write access is performed on the AIC\_IVR. Therefore, the Interrupt Service Routines must write (arbitrary data) to the AIC\_IVR just after reading it. The new context of the AIC, including the value of the Interrupt Status Register (AIC\_ISR), is updated with the current interrupt only when AIC\_IVR is written.

An AIC\_IVR read on its own (e.g., by a debugger), modifies neither the AIC context nor the AIC\_ISR. Extra AIC\_IVR reads perform the same operations. However, it is recommended to not stop the processor between the read and the write of AIC\_IVR of the interrupt service routine to make sure the debugger does not modify the AIC context.

To summarize, in normal operating mode, the read of AIC\_IVR performs the following operations within the AIC:

- 1. Calculates active interrupt (higher than current or spurious).
- 2. Determines and returns the vector of the active interrupt.
- 3. Memorizes the interrupt.
- 4. Pushes the current priority level onto the internal stack.
- 5. Acknowledges the interrupt.

However, while the Protect Mode is activated, only operations 1 to 3 are performed when AIC\_IVR is read. Operations 4 and 5 are only performed by the AIC when AIC\_IVR is written.

Software that has been written and debugged using the Protect Mode runs correctly in Normal Mode without modification. However, in Normal Mode the AIC\_IVR write has no effect and can be removed to optimize the code.

#### 26.8.6 Spurious Interrupt

The Advanced Interrupt Controller features protection against spurious interrupts. A spurious interrupt is defined as being the assertion of an interrupt source long enough for the AIC to assert the nIRQ, but no longer present when AIC\_IVR is read. This is most prone to occur when:

- An external interrupt source is programmed in level-sensitive mode and an active level occurs for only a short time.
- An internal interrupt source is programmed in level sensitive and the output signal of the corresponding embedded peripheral is activated for a short time. (As in the case for the Watchdog.)
- An interrupt occurs just a few cycles before the software begins to mask it, thus resulting in a pulse on the interrupt source.

The AIC detects a spurious interrupt at the time the AIC\_IVR is read while no enabled interrupt source is pending. When this happens, the AIC returns the value stored by the programmer in AIC\_SPU (Spurious Vector Register). The programmer must store the address of a spurious interrupt handler in AIC\_SPU as part of the application, to enable an as fast as possible return to the normal execution flow. This handler writes in AIC\_EOICR and performs a return from interrupt.

### 26.8.7 General Interrupt Mask

The AIC features a General Interrupt Mask bit to prevent interrupts from reaching the processor. Both the nIRQ and the nFIQ lines are driven to their inactive state if the bit GMSK in AIC\_DCR (Debug Control Register) is set. However, this mask does not prevent waking up the processor if it has entered Idle Mode. This function facilitates synchronizing the processor on a next event and, as soon as the event occurs, performs subsequent operations without having to handle an interrupt. It is strongly recommended to use this mask with caution.



# 26.9 Advanced Interrupt Controller (AIC) User Interface

#### 26.9.1 Base Address

The AIC is mapped at the address 0xFFFF F000. It has a total 4-Kbyte addressing space. This permits the vectoring feature, as the PC-relative load/store instructions of the ARM processor support only a  $\pm$  4-Kbyte offset.

Table 26-3. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Source Mode Register 0	AIC_SMR0	Read/Write	0x0
0x04	Source Mode Register 1	AIC_SMR1	Read/Write	0x0
0x7C	Source Mode Register 31	AIC_SMR31	Read/Write	0x0
0x80	Source Vector Register 0	AIC_SVR0	Read/Write	0x0
0x84	Source Vector Register 1	AIC_SVR1	Read/Write	0x0
			•••	
0xFC	Source Vector Register 31	AIC_SVR31	Read/Write	0x0
0x100	Interrupt Vector Register	AIC_IVR	Read-only	0x0
0x104	FIQ Interrupt Vector Register	AIC_FVR	Read-only	0x0
0x108	Interrupt Status Register	AIC_ISR	Read-only	0x0
0x10C	Interrupt Pending Register <sup>(2)</sup>	AIC_IPR	Read-only	0x0 <sup>(1)</sup>
0x110	Interrupt Mask Register <sup>(2)</sup>	AIC_IMR	Read-only	0x0
0x114	Core Interrupt Status Register	AIC_CISR	Read-only	0x0
0x118-0x11C	Reserved	_	_	_
0x120	Interrupt Enable Command Register <sup>(2)</sup>	AIC_IECR	Write-only	_
0x124	Interrupt Disable Command Register <sup>(2)</sup>	AIC_IDCR	Write-only	_
0x128	Interrupt Clear Command Register <sup>(2)</sup>	AIC_ICCR	Write-only	_
0x12C	Interrupt Set Command Register <sup>(2)</sup>	AIC_ISCR	Write-only	_
0x130	End of Interrupt Command Register	AIC_EOICR	Write-only	_
0x134	Spurious Interrupt Vector Register	AIC_SPU	Read/Write	0x0
0x138	Debug Control Register	AIC_DCR	Read/Write	0x0
0x13C	Reserved	_	_	_
0x140	Fast Forcing Enable Register <sup>(2)</sup>	AIC_FFER	Write-only	_
0x144	Fast Forcing Disable Register <sup>(2)</sup>	AIC_FFDR	Write-only	_
0x148	Fast Forcing Status Register <sup>(2)</sup>	AIC_FFSR	Read-only	0x0
0x14C-0x1E0	Reserved	-	-	_
0x1EC-0x1FC	Reserved	-	_	_

Notes: 1. The reset value of this register depends on the level of the external interrupt source. All other sources are cleared at reset, thus not pending.



<sup>2.</sup> PID2...PID31 bit fields refer to the identifiers as defined in the "Peripheral Identifiers" section of the product datasheet.

<sup>3.</sup> Values in the Version Register vary with the version of the IP block implementation.

## 26.9.2 AIC Source Mode Register

Name: AIC\_SMR0..AIC\_SMR31

Address: 0xFFFF000
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	-	_	_	_	_	ı	_
7	6	5	4	3	2	1	0
_	SRC	TYPE	_	_		PRIOR	

## • PRIOR: Priority Level

Programs the priority level for all sources except FIQ source (source 0).

The priority level can be between 0 (lowest) and 7 (highest).

The priority level is not used for the FIQ in the related SMR register AIC\_SMRx.

## • SRCTYPE: Interrupt Source Type

The active level or edge is not programmable for the internal interrupt sources.

		0 1 0				
SRC	SRCTYPE Internal Interrupt Sources		External Interrupt Sources			
0	0 High level Sensitive		Low level Sensitive			
0	Positive edge triggered		Negative edge triggered			
1	0	High level Sensitive	High level Sensitive			
1	1	Positive edge triggered	Positive edge triggered			



# 26.9.3 AIC Source Vector Register

Name: AIC\_SVR0..AIC\_SVR31

Address: 0xFFFF080
Access: Read/Write

31	30	29	28	27	26	25	24				
	VECTOR										
23	22	21	20	19	18	17	16				
	VECTOR										
15	14	13	12	11	10	9	8				
			VEC	TOR							
7	6	5	4	3	2	1	0				
	_		VEC	TOR	_						

### • VECTOR: Source Vector

The user may store in these registers the addresses of the corresponding handler for each interrupt source.

## 26.9.4 AIC Interrupt Vector Register

Name: AIC\_IVR

Address: 0xFFFFF100

Access: Read-only

31	30	29	28	27	26	25	24				
	IRQV										
23	22	21	20	19	18	17	16				
	IRQV										
15	14	13	12	11	10	9	8				
			IR	QV							
7	6	5	4	3	2	1	0				
	_		IRO	QV							

### • IRQV: Interrupt Vector Register

The Interrupt Vector Register contains the vector programmed by the user in the Source Vector Register corresponding to the current interrupt.

The Source Vector Register is indexed using the current interrupt number when the Interrupt Vector Register is read.

When there is no current interrupt, the Interrupt Vector Register reads the value stored in AIC\_SPU.



# 26.9.5 AIC FIQ Vector Register

Name: AIC\_FVR
Address: 0xFFFFF104

Access: Read-only

31	30	29	28	27	26	25	24				
	FIQV										
23	22	21	20	19	18	17	16				
	FIQV										
15	14	13	12	11	10	9	8				
			FIC	QV							
7	6	5	4	3	2	1	0				
	_		FIC	QV							

# • FIQV: FIQ Vector Register

The FIQ Vector Register contains the vector programmed by the user in the Source Vector Register 0. When there is no fast interrupt, the FIQ Vector Register reads the value stored in AIC\_SPU.

# 26.9.6 AIC Interrupt Status Register

Name: AIC\_ISR

Address: 0xFFFFF108

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	-		-	-	_
15	14	13	12	11	10	9	8
_	_	_	ı	-	-	ı	_
7	6	5	4	3	2	1	0
_	_	_			IRQID		

# • IRQID: Current Interrupt Identifier

The Interrupt Status Register returns the current interrupt source number.



# 26.9.7 AIC Interrupt Pending Register

Name: AIC\_IPR

Address: 0xFFFFF10C

Access: Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Pending

0: Corresponding interrupt is not pending.

1: Corresponding interrupt is pending.

# 26.9.8 AIC Interrupt Mask Register

Name: AIC\_IMR

Address: 0xFFFFF110

Access: Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Mask

0: Corresponding interrupt is disabled.

1: Corresponding interrupt is enabled.



# 26.9.9 AIC Core Interrupt Status Register

Name: AIC\_CISR
Address: 0xFFFFF114
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	-	-	-	_
15	14	13	12	11	10	9	8
_	_						-
7	6	5	4	3	2	1	0
_	_	_	-	-	_	NIRQ	NFIQ

### • NFIQ: NFIQ Status

0: nFIQ line is deactivated.

1: nFIQ line is active.

### • NIRQ: NIRQ Status

0: nIRQ line is deactivated.

1: nIRQ line is active.

# 26.9.10 AIC Interrupt Enable Command Register

Name: AIC\_IECR
Address: 0xFFFFF120
Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Enable



<sup>1:</sup> Enables corresponding interrupt.

# 26.9.11 AIC Interrupt Disable Command Register

Name: AIC\_IDCR
Address: 0xFFFFF124
Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Disable

<sup>1:</sup> Disables corresponding interrupt.

# 26.9.12 AIC Interrupt Clear Command Register

Name: AIC\_ICCR
Address: 0xFFFFF128
Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Clear



<sup>1:</sup> Clears corresponding interrupt.

# 26.9.13 AIC Interrupt Set Command Register

Name: AIC\_ISCR
Address: 0xFFFFF12C
Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	FIQ

# • FIQ, SYS, PID2-PID31: Interrupt Set

0: No effect.

392

<sup>1:</sup> Sets corresponding interrupt.

## 26.9.14 AIC End of Interrupt Command Register

Name: AIC\_EOICR
Address: 0xFFFFF130
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	ı	_	1	-	ı	_

The End of Interrupt Command Register is used by the interrupt routine to indicate that the interrupt treatment is complete. Any value can be written because it is only necessary to make a write to this register location to signal the end of interrupt treatment.



## 26.9.15 AIC Spurious Interrupt Vector Register

Name: AIC\_SPU
Address: 0xFFFFF134
Access: Read/Write

31	30	29	28	27	26	25	24		
SIVR									
23	22	21	20	19	18	17	16		
	SIVR								
15	14	13	12	11	10	9	8		
	SIVR								
7	6	5	4	3	2	1	0		
	SIVR								

## • SIVR: Spurious Interrupt Vector Register

The user may store the address of a spurious interrupt handler in this register. The written value is returned in AIC\_IVR in case of a spurious interrupt and in AIC\_FVR in case of a spurious fast interrupt.

# 26.9.16 AIC Debug Control Register

Name: AIC\_DCR
Address: 0xFFFFF138
Access: Read/Write

31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	_
23	22	21	20	19	18	17	16
_		-	-	_		-	_
15	14	13	12	11	10	9	8
_		ı	ı	_	-	ı	_
7	6	5	4	3	2	1	0
-	_	_	-	_	_	GMSK	PROT

### • PROT: Protection Mode

0: The Protection Mode is disabled.

1: The Protection Mode is enabled.

### • GMSK: General Mask

0: The nIRQ and nFIQ lines are normally controlled by the AIC.

1: The nIRQ and nFIQ lines are tied to their inactive state.



# 26.9.17 AIC Fast Forcing Enable Register

Name: AIC\_FFER
Address: 0xFFFFF140

Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	_

# • SYS, PID2-PID31: Fast Forcing Enable

<sup>1:</sup> Enables the fast forcing feature on the corresponding interrupt.

## 26.9.18 AIC Fast Forcing Disable Register

Name: AIC\_FFDR
Address: 0xFFFFF144

Access: Write-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	_

# • SYS, PID2-PID31: Fast Forcing Disable

0: No effect.



<sup>1:</sup> Disables the Fast Forcing feature on the corresponding interrupt.

## 26.9.19 AIC Fast Forcing Status Register

Name: AIC\_FFSR
Address: 0xFFFFF148

Access: Read-only

31	30	29	28	27	26	25	24
PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
PID7	PID6	PID5	PID4	PID3	PID2	SYS	_

# • SYS, PID2-PID31: Fast Forcing Status

0: The Fast Forcing feature is disabled on the corresponding interrupt.

<sup>1:</sup> The Fast Forcing feature is enabled on the corresponding interrupt.

# 27. Debug Unit (DBGU)

## 27.1 Description

The Debug Unit provides a single entry point from the processor for access to all the debug capabilities of Atmel's ARM-based systems.

The Debug Unit features a two-pin UART that can be used for several debug and trace purposes and offers an ideal medium for in-situ programming solutions and debug monitor communications. The Debug Unit two-pin UART can be used stand-alone for general purpose serial communication. Moreover, the association with two peripheral data controller channels permits packet handling for these tasks with processor time reduced to a minimum.

The Debug Unit also makes the Debug Communication Channel (DCC) signals provided by the In-circuit Emulator of the ARM processor visible to the software. These signals indicate the status of the DCC read and write registers and generate an interrupt to the ARM processor, making possible the handling of the DCC under interrupt control.

Chip Identifier registers permit recognition of the device and its revision. These registers inform as to the sizes and types of the on-chip memories, as well as the set of embedded peripherals.

Finally, the Debug Unit features a Force NTRST capability that enables the software to decide whether to prevent access to the system via the In-circuit Emulator. This permits protection of the code, stored in ROM.

### 27.2 Embedded Characteristics

- Composed of two functions
  - Two-pin UART
  - Debug Communication Channel (DCC) support
- Two-pin UART
  - Implemented features are 100% compatible with the standard Atmel USART
  - Independent receiver and transmitter with a common programmable Baud Rate Generator
  - Even, Odd, Mark or Space Parity Generation
  - Parity, Framing and Overrun Error Detection
  - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
  - Support for two PDC channels with connection to receiver and transmitter
- Debug Communication Channel Support
  - Offers visibility of an interrupt trigger from COMMRX and COMMTX signals from the ARM Processor's ICE Interface



# 27.3 Block Diagram

Figure 27-1. Debug Unit Functional Block Diagram





Table 27-1. Debug Unit Pin Description

Pin Name	Description	Туре
DRXD	Debug Receive Data	Input
DTXD	Debug Transmit Data	Output

Figure 27-2. Debug Unit Application Example



## 27.4 Product Dependencies

#### 27.4.1 I/O Lines

Depending on product integration, the Debug Unit pins may be multiplexed with PIO lines. In this case, the programmer must first configure the corresponding PIO Controller to enable I/O lines operations of the Debug Unit.

Table 27-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
DBGU	DRXD	PB12	A
DBGU	DTXD	PB13	А

### 27.4.2 Power Management

Depending on product integration, the Debug Unit clock may be controllable through the Power Management Controller. In this case, the programmer must first configure the PMC to enable the Debug Unit clock. Usually, the peripheral identifier used for this purpose is 1.

### 27.4.3 Interrupt Source

Depending on product integration, the Debug Unit interrupt line is connected to one of the interrupt sources of the Advanced Interrupt Controller. Interrupt handling requires programming of the AIC before configuring the Debug Unit. Usually, the Debug Unit interrupt line connects to the interrupt source 1 of the AIC, which may be shared with the real-time clock, the system timer interrupt lines and other system peripheral interrupts, as shown in Figure 27-1. This sharing requires the programmer to determine the source of the interrupt when the source 1 is triggered.

## 27.5 UART Operations

The Debug Unit operates as a UART, (asynchronous mode only) and supports only 8-bit character handling (with parity). It has no clock pin.

The Debug Unit's UART is made up of a receiver and a transmitter that operate independently, and a common baud rate generator. Receiver timeout and transmitter time guard are not implemented. However, all the implemented features are compatible with those of a standard USART.

#### 27.5.1 Baud Rate Generator


The baud rate generator provides the bit period clock named Baud Rate Clock to both the receiver and the transmitter.

The Baud Rate Clock is the master clock divided by 16 times the value (CD) written in DBGU\_BRGR (Baud Rate Generator Register). If DBGU\_BRGR is set to 0, the Baud Rate Clock is disabled and the Debug Unit's UART remains inactive. The maximum allowable baud rate is Master Clock divided by 16. The minimum allowable baud rate is Master Clock divided by (16 x 65536).

Baud Rate = 
$$\frac{MCK}{16 \times CD}$$



Figure 27-3. Baud Rate Generator



#### 27.5.2 Receiver

#### 27.5.2.1 Receiver Reset, Enable and Disable

After device reset, the Debug Unit receiver is disabled and must be enabled before being used. The receiver can be enabled by writing the control register DBGU\_CR with the bit RXEN at 1. At this command, the receiver starts looking for a start bit.

The programmer can disable the receiver by writing DBGU\_CR with the bit RXDIS at 1. If the receiver is waiting for a start bit, it is immediately stopped. However, if the receiver has already detected a start bit and is receiving the data, it waits for the stop bit before actually stopping its operation.

The programmer can also put the receiver in its reset state by writing DBGU\_CR with the bit RSTRX at 1. In doing so, the receiver immediately stops its current operations and is disabled, whatever its current state. If RSTRX is applied when data is being processed, this data is lost.


### 27.5.2.2 Start Detection and Data Sampling

The Debug Unit only supports asynchronous operations, and this affects only its receiver. The Debug Unit receiver detects the start of a received character by sampling the DRXD signal until it detects a valid start bit. A low level (space) on DRXD is interpreted as a valid start bit if it is detected for more than 7 cycles of the sampling clock, which is 16 times the baud rate. Hence, a space that is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the DRXD at the theoretical midpoint of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (1-bit period) so the bit sampling point is eight cycles (0.5-bit period) after the start of the bit. The first sampling point is therefore 24 cycles (1.5-bit periods) after the falling edge of the start bit was detected.

Each subsequent bit is sampled 16 cycles (1-bit period) after the previous one.


Figure 27-4. Start Bit Detection





### Figure 27-5. Character Reception


Example: 8-bit, parity enabled 1 stop



#### 27.5.2.3 Receiver Ready

When a complete character is received, it is transferred to the DBGU\_RHR and the RXRDY status bit in DBGU\_SR (Status Register) is set. The bit RXRDY is automatically cleared when the receive holding register DBGU\_RHR is read.


Figure 27-6. Receiver Ready



#### 27.5.2.4 Receiver Overrun

If DBGU\_RHR has not been read by the software (or the Peripheral Data Controller) since the last transfer, the RXRDY bit is still set and a new character is received, the OVRE status bit in DBGU\_SR is set. OVRE is cleared when the software writes the control register DBGU\_CR with the bit RSTSTA (Reset Status) at 1.


Figure 27-7. Receiver Overrun



### 27.5.2.5 Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits, in accordance with the field PAR in DBGU\_MR. It then compares the result with the received parity bit. If different, the parity error bit PARE in DBGU\_SR is set at the same time the RXRDY is set. The parity bit is cleared when the control register DBGU\_CR is written with the bit RSTSTA (Reset Status) at 1. If a new character is received before the reset status command is written, the PARE bit remains at 1.

Figure 27-8. Parity Error






### 27.5.2.6 Receiver Framing Error

When a start bit is detected, it generates a character reception when all the data bits have been sampled. The stop bit is also sampled and when it is detected at 0, the FRAME (Framing Error) bit in DBGU\_SR is set at the same time the RXRDY bit is set. The bit FRAME remains high until the control register DBGU\_CR is written with the bit RSTSTA at 1.

Figure 27-9. Receiver Framing Error



#### 27.5.3 Transmitter

#### 27.5.3.1 Transmitter Reset, Enable and Disable

After device reset, the Debug Unit transmitter is disabled and it must be enabled before being used. The transmitter is enabled by writing the control register DBGU\_CR with the bit TXEN at 1. From this command, the transmitter waits for a character to be written in the Transmit Holding Register DBGU\_THR before actually starting the transmission.


The programmer can disable the transmitter by writing DBGU\_CR with the bit TXDIS at 1. If the transmitter is not operating, it is immediately stopped. However, if a character is being processed into the Shift Register and/or a character has been written in the Transmit Holding Register, the characters are completed before the transmitter is actually stopped.

The programmer can also put the transmitter in its reset state by writing the DBGU\_CR with the bit RSTTX at 1. This immediately stops the transmitter, whether or not it is processing characters.

#### 27.5.3.2 Transmit Format

The Debug Unit transmitter drives the pin DTXD at the baud rate clock speed. The line is driven depending on the format defined in the Mode Register and the data stored in the Shift Register. One start bit at level 0, then the 8 data bits, from the lowest to the highest bit, one optional parity bit and one stop bit at 1 are consecutively shifted out as shown on the following figure. The field PARE in the mode register DBGU\_MR defines whether or not a parity bit is shifted out. When a parity bit is enabled, it can be selected between an odd parity, an even parity, or a fixed space or mark bit.

Figure 27-10. Character Transmission






#### 27.5.3.3 Transmitter Control

When the transmitter is enabled, the bit TXRDY (Transmitter Ready) is set in the status register DBGU\_SR. The transmission starts when the programmer writes in the Transmit Holding Register DBGU\_THR, and after the written character is transferred from DBGU\_THR to the Shift Register. The bit TXRDY remains high until a second character is written in DBGU\_THR. As soon as the first character is completed, the last character written in DBGU\_THR is transferred into the shift register and TXRDY rises again, showing that the holding register is empty.

When both the Shift Register and the DBGU\_THR are empty, i.e., all the characters written in DBGU\_THR have been processed, the bit TXEMPTY rises after the last stop bit has been completed.

Figure 27-11. Transmitter Control



#### 27.5.4 Peripheral Data Controller

Both the receiver and the transmitter of the Debug Unit's UART are generally connected to a Peripheral Data Controller (PDC) channel.

The peripheral data controller channels are programmed via registers that are mapped within the Debug Unit user interface from the offset 0x100. The status bits are reported in the Debug Unit status register DBGU\_SR and can generate an interrupt.

The RXRDY bit triggers the PDC channel data transfer of the receiver. This results in a read of the data in DBGU\_RHR. The TXRDY bit triggers the PDC channel data transfer of the transmitter. This results in a write of a data in DBGU\_THR.

### 27.5.5 Test Modes

The Debug Unit supports three tests modes. These modes of operation are programmed by using the field CHMODE (Channel Mode) in the mode register DBGU\_MR.


The Automatic Echo mode allows bit-by-bit retransmission. When a bit is received on the DRXD line, it is sent to the DTXD line. The transmitter operates normally, but has no effect on the DTXD line.

The Local Loopback mode allows the transmitted characters to be received. DTXD and DRXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The DRXD pin level has no effect and the DTXD line is held high, as in idle state.

The Remote Loopback mode directly connects the DRXD pin to the DTXD line. The transmitter and the receiver are disabled and have no effect. This mode allows a bit-by-bit retransmission.



Figure 27-12. Test Modes



### 27.5.6 Debug Communication Channel Support

The Debug Unit handles the signals COMMRX and COMMTX that come from the Debug Communication Channel of the ARM Processor and are driven by the In-circuit Emulator.

The Debug Communication Channel contains two registers that are accessible through the ICE Breaker on the JTAG side and through the coprocessor 0 on the ARM Processor side.

As a reminder, the following instructions are used to read and write the Debug Communication Channel:

Returns the debug communication data read register into Rd

Writes the value in Rd to the debug communication data write register.

The bits COMMRX and COMMTX, which indicate, respectively, that the read register has been written by the debugger but not yet read by the processor, and that the write register has been written by the processor and not yet read by the debugger, are wired on the two highest bits of the status register DBGU\_SR. These bits can generate an interrupt. This feature permits handling under interrupt a debug link between a debug monitor running on the target system and a debugger.



## 27.5.7 Chip Identifier

The Debug Unit features two chip identifier registers, DBGU\_CIDR (Chip ID Register) and DBGU\_EXID (Extension ID). Both registers contain a hard-wired value that is read-only. The first register contains the following fields:

- EXT shows the use of the extension identifier register
- NVPTYP and NVPSIZ identifies the type of embedded non-volatile memory and its size
- ARCH identifies the set of embedded peripherals
- SRAMSIZ indicates the size of the embedded SRAM
- EPROC indicates the embedded ARM processor
- VERSION gives the revision of the silicon

The second register is device-dependent and reads 0 if the bit EXT is 0.

#### 27.5.8 ICE Access Prevention

The Debug Unit allows blockage of access to the system through the ARM processor's ICE interface. This feature is implemented via the register Force NTRST (DBGU\_FNR), that allows assertion of the NTRST signal of the ICE Interface. Writing the bit FNTRST (Force NTRST) to 1 in this register prevents any activity on the TAP controller.

On standard devices, the bit FNTRST resets to 0 and thus does not prevent ICE access.

This feature is especially useful on custom ROM devices for customers who do not want their on-chip code to be visible.



# 27.6 Debug Unit (DBGU) User Interface

Table 27-3. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	DBGU_CR	Write-only	_
0x0004	Mode Register	DBGU_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	DBGU_IER	Write-only	_
0x000C	Interrupt Disable Register	DBGU_IDR	Write-only	_
0x0010	Interrupt Mask Register	DBGU_IMR	Read-only	0x0
0x0014	Status Register	DBGU_SR	Read-only	_
0x0018	Receive Holding Register	DBGU_RHR	Read-only	0x0
0x001C	Transmit Holding Register	DBGU_THR	Write-only	_
0x0020	Baud Rate Generator Register	DBGU_BRGR	Read/Write	0x0
0x0024-0x003C	Reserved	_	-	_
0x0040	Chip ID Register	DBGU_CIDR	Read-only	_
0x0044	Chip ID Extension Register	DBGU_EXID	Read-only	_
0x0048	Force NTRST Register	DBGU_FNR	Read/Write	0x0
0x004C-0x00FC	Reserved	_	_	_
0x0100-0x0124	PDC Area	_	_	_

## 27.6.1 Debug Unit Control Register

Name: DBGU\_CR
Address: 0xFFFFEE00
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	1	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	-	_

#### RSTRX: Reset Receiver

0: No effect.

1: The receiver logic is reset and disabled. If a character is being received, the reception is aborted.

#### RSTTX: Reset Transmitter

0: No effect.

1: The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted.

#### • RXEN: Receiver Enable

0: No effect.

1: The receiver is enabled if RXDIS is 0.

#### RXDIS: Receiver Disable

0: No effect.

1: The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the receiver is stopped.

### • TXEN: Transmitter Enable

0: No effect.

1: The transmitter is enabled if TXDIS is 0.

#### • TXDIS: Transmitter Disable

0: No effect.

1: The transmitter is disabled. If a character is being processed and a character has been written the DBGU\_THR and RSTTX is not set, both characters are completed before the transmitter is stopped.

#### RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits PARE, FRAME and OVRE in the DBGU\_SR.



# 27.6.2 Debug Unit Mode Register

Name: DBGU\_MR
Address: 0xFFFFEE04
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	ı		-	ı	_
15	14	13	12	11	10	9	8
CHM	IODE	ı	ı		PAR		_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

# • PAR: Parity Type

	PAR		Parity Type
0	0	0	Even parity
0	0	1	Odd parity
0	1	0	Space: parity forced to 0
0	1	1	Mark: parity forced to 1
1	х	х	No parity

## • CHMODE: Channel Mode

СНМ	ODE	Mode Description
0	0	Normal Mode
0	1	Automatic Echo
1	0	Local Loopback
1	1	Remote Loopback

## 27.6.3 Debug Unit Interrupt Enable Register

Name: DBGU\_IER
Address: 0xFFFFEE08
Access: Write-only

31	30	29	28	27	26	25	24
COMMRX	COMMTX	-	1	_	_	_	_
23	22	21	20	19	18	17	16
_	-	-	-	_	_	_	_
15	14	13	12	11	10	9	8
_	1	1	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	-	TXRDY	RXRDY

• RXRDY: Enable RXRDY Interrupt

• TXRDY: Enable TXRDY Interrupt

• ENDRX: Enable End of Receive Transfer Interrupt

• ENDTX: Enable End of Transmit Interrupt

• OVRE: Enable Overrun Error Interrupt

• FRAME: Enable Framing Error Interrupt

• PARE: Enable Parity Error Interrupt

• TXEMPTY: Enable TXEMPTY Interrupt

• TXBUFE: Enable Buffer Empty Interrupt

• RXBUFF: Enable Buffer Full Interrupt

• COMMTX: Enable COMMTX (from ARM) Interrupt

• COMMRX: Enable COMMRX (from ARM) Interrupt

0: No effect.

1: Enables the corresponding interrupt.



## 27.6.4 Debug Unit Interrupt Disable Register

Name: DBGU\_IDR
Address: 0xFFFFEE0C
Access: Write-only

31	30	29	28	27	26	25	24
COMMRX	COMMTX	_	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

• RXRDY: Disable RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Disable End of Receive Transfer Interrupt

ENDTX: Disable End of Transmit Interrupt

• OVRE: Disable Overrun Error Interrupt

• FRAME: Disable Framing Error Interrupt

• PARE: Disable Parity Error Interrupt

• TXEMPTY: Disable TXEMPTY Interrupt

• TXBUFE: Disable Buffer Empty Interrupt

• RXBUFF: Disable Buffer Full Interrupt

• COMMTX: Disable COMMTX (from ARM) Interrupt

• COMMRX: Disable COMMRX (from ARM) Interrupt

0: No effect.

1: Disables the corresponding interrupt.

## 27.6.5 Debug Unit Interrupt Mask Register

Name: DBGU\_IMR
Address: 0xFFFFEE10
Access: Read-only

31	30	29	28	27	26	25	24
COMMRX	COMMTX	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
-	ı	ı	RXBUFF	TXBUFE	-	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

• RXRDY: Mask RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Mask End of Receive Transfer Interrupt

ENDTX: Mask End of Transmit Interrupt

• OVRE: Mask Overrun Error Interrupt

• FRAME: Mask Framing Error Interrupt

• PARE: Mask Parity Error Interrupt

• TXEMPTY: Mask TXEMPTY Interrupt

• TXBUFE: Mask TXBUFE Interrupt

• RXBUFF: Mask RXBUFF Interrupt

COMMTX: Mask COMMTX Interrupt

• COMMRX: Mask COMMRX Interrupt

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.



### 27.6.6 Debug Unit Status Register

Name: DBGU\_SR
Address: 0xFFFFEE14
Access: Read-only

31	30	29	28	27	26	25	24
COMMRX	COMMTX	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	RXBUFF	TXBUFE	-	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

### • RXRDY: Receiver Ready

0: No character has been received since the last read of the DBGU\_RHR or the receiver is disabled.

1: At least one complete character has been received, transferred to DBGU\_RHR and not yet read.

### TXRDY: Transmitter Ready

0: A character has been written to DBGU\_THR and not yet transferred to the Shift Register, or the transmitter is disabled.

1: There is no character written to DBGU\_THR not yet transferred to the Shift Register.

#### ENDRX: End of Receiver Transfer

0: The End of Transfer signal from the receiver Peripheral Data Controller channel is inactive.

1: The End of Transfer signal from the receiver Peripheral Data Controller channel is active.

#### . ENDTX: End of Transmitter Transfer

0: The End of Transfer signal from the transmitter Peripheral Data Controller channel is inactive.

1: The End of Transfer signal from the transmitter Peripheral Data Controller channel is active.

#### • OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

### • FRAME: Framing Error

0: No framing error has occurred since the last RSTSTA.

1: At least one framing error has occurred since the last RSTSTA.

### PARE: Parity Error

0: No parity error has occurred since the last RSTSTA.

1: At least one parity error has occurred since the last RSTSTA.

### TXEMPTY: Transmitter Empty

0: There are characters in DBGU THR, or characters being processed by the transmitter, or the transmitter is disabled.

1: There are no characters in DBGU\_THR and there are no characters being processed by the transmitter.



## • TXBUFE: Transmission Buffer Empty

- 0: The buffer empty signal from the transmitter PDC channel is inactive.
- 1: The buffer empty signal from the transmitter PDC channel is active.

### • RXBUFF: Receive Buffer Full

- 0: The buffer full signal from the receiver PDC channel is inactive.
- 1: The buffer full signal from the receiver PDC channel is active.

### • COMMTX: Debug Communication Channel Write Status

- 0: COMMTX from the ARM processor is inactive.
- 1: COMMTX from the ARM processor is active.

## • COMMRX: Debug Communication Channel Read Status

- 0: COMMRX from the ARM processor is inactive.
- 1: COMMRX from the ARM processor is active.



## 27.6.7 Debug Unit Receiver Holding Register

Name: DBGU\_RHR
Address: 0xFFFFEE18
Access: Read-only

31	30	29	28	27	26	25	24
_	_	1	_	_	_		_
23	22	21	20	19	18	17	16
_	_	ı	_	_		ı	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	ı	ı	_
7	6	5	4	3	2	1	0
	RXCHR						

## • RXCHR: Received Character

Last received character if RXRDY is set.

## 27.6.8 Debug Unit Transmit Holding Register

Name: DBGU\_THR
Address: 0xFFFFEE1C

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	1	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_		_	_
7	6	5	4	3	2	1	0
			TXC	CHR			

### • TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.



# 27.6.9 Debug Unit Baud Rate Generator Register

Name: DBGU\_BRGR
Address: 0xFFFEE20
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
	CD						
7	6	5	4	3	2	1	0
			С	D	•		•

## • CD: Clock Divisor

CD	Baud Rate Clock
0	Disabled
1	MCK
2–65535	MCK / (CD x 16)

## 27.6.10 Debug Unit Chip ID Register

Name: DBGU\_CIDR
Address: 0xFFFFEE40

Access: Read-only

31	30	29	28	27	26	25	24	
EXT	NVPTYP			ARCH				
23	22	21	20	19	18	17	16	
	AR	ARCH			SRAMSIZ			
15	14	13	12	11	10	9	8	
	NVPSIZ2			NVPSIZ				
7	6	5	4	3	2	1	0	
	EPROC				VERSION			

## • VERSION: Version of the Device

Values depend upon the version of the device.

## • EPROC: Embedded Processor

	EPROC		Processor
0	0	1	ARM946ES
0	1	0	ARM7TDMI
1	0	0	ARM920T
1	0	1	ARM926EJS

• NVPSIZ: Nonvolatile Program Memory Size

	NVPSIZ			Size
0	0	0	0	None
0	0	0	1	8 Kbytes
0	0	1	0	16 Kbytes
0	0	1	1	32 Kbytes
0	1	0	0	Reserved
0	1	0	1	64 Kbytes
0	1	1	0	Reserved
0	1	1	1	128 Kbytes
1	0	0	0	Reserved
1	0	0	1	256 Kbytes
1	0	1	0	512 Kbytes
1	0	1	1	Reserved
1	1	0	0	1024 Kbytes
1	1	0	1	Reserved
1	1	1	0	2048 Kbytes
1	1	1	1	Reserved



# • NVPSIZ2 Second Nonvolatile Program Memory Size

	NVP	SIZ2		Size
0	0	0	0	None
0	0	0	1	8 Kbytes
0	0	1	0	16 Kbytes
0	0	1	1	32 Kbytes
0	1	0	0	Reserved
0	1	0	1	64 Kbytes
0	1	1	0	Reserved
0	1	1	1	128 Kbytes
1	0	0	0	Reserved
1	0	0	1	256 Kbytes
1	0	1	0	512 Kbytes
1	0	1	1	Reserved
1	1	0	0	1024 Kbytes
1	1	0	1	Reserved
1	1	1	0	2048 Kbytes
1	1	1	1	Reserved

## • SRAMSIZ: Internal SRAM Size

	SRAMSIZ			Size
0	0	0	0	Reserved
0	0	0	1	1 Kbytes
0	0	1	0	2 Kbytes
0	0	1	1	6 Kbytes
0	1	0	0	112 Kbytes
0	1	0	1	4 Kbytes
0	1	1	0	80 Kbytes
0	1	1	1	160 Kbytes
1	0	0	0	8 Kbytes
1	0	0	1	16 Kbytes
1	0	1	0	32 Kbytes
1	0	1	1	64 Kbytes
1	1	0	0	128 Kbytes
1	1	0	1	256 Kbytes
1	1	1	0	96 Kbytes
1	1	1	1	512 Kbytes

## • ARCH: Architecture Identifier

AR	СН	
Hex	Bin	Architecture
0x19	0001 1001	AT91SAM9xx Series
0x29	0010 1001	AT91SAM9XExx Series
0x34	0011 0100	AT91x34 Series
0x37	0011 0111	CAP7 Series
0x39	0011 1001	CAP9 Series
0x3B	0011 1011	CAP11 Series
0x40	0100 0000	AT91x40 Series
0x42	0100 0010	AT91x42 Series
0x55	0101 0101	AT91x55 Series
0x60	0110 0000	AT91SAM7Axx Series
0x61	0110 0001	AT91SAM7AQxx Series
0x63	0110 0011	AT91x63 Series
0x70	0111 0000	AT91SAM7Sxx Series
0x71	0111 0001	AT91SAM7XCxx Series
0x72	0111 0010	AT91SAM7SExx Series
0x73	0111 0011	AT91SAM7Lxx Series
0x75	0111 0101	AT91SAM7Xxx Series
0x92	1001 0010	AT91x92 Series
0xF0	1111 0000	AT75Cxx Series

## • NVPTYP: Nonvolatile Program Memory Type

	NVPTYP		Memory
0	0	0	ROM
0	0	1	ROMless or on-chip Flash
1	0	0	SRAM emulating ROM
0	1	0	Embedded Flash Memory
0	1	1	ROM and Embedded Flash Memory  NVPSIZ is ROM size  NVPSIZ2 is Flash size

# • EXT: Extension Flag

0: Chip ID has a single register definition without extension

1: An extended Chip ID exists.



# 27.6.11 Debug Unit Chip ID Extension Register

Name: DBGU\_EXID
Address: 0xFFFFEE44
Access: Read-only

31	30	29	28	27	26	25	24	
	EXID							
23	22	21	20	19	18	17	16	
	EXID							
15	14	13	12	11	10	9	8	
	EXID							
7	6	5	4	3	2	1	0	
	EXID							

# • EXID: Chip ID Extension

Reads 0 if the bit EXT in DBGU\_CIDR is 0.

## 27.6.12 Debug Unit Force NTRST Register

Name: DBGU\_FNR
Address: 0xFFFFEE48
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	-	-	_	-	-	-	FNTRST

### • FNTRST: Force NTRST

0: NTRST of the ARM processor's TAP controller is driven by the power\_on\_reset signal.

1: NTRST of the ARM processor's TAP controller is held low.



# 28. Serial Peripheral Interface (SPI)

## 28.1 Description

The Serial Peripheral Interface (SPI) circuit is a synchronous serial data link that provides communication with external devices in Master or Slave Mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turn being masters (Multiple Master Protocol opposite to Single Master Protocol where one CPU is always the master while all of the others are always slaves) and one master may simultaneously shift data into multiple slaves. However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when the master asserts its NSS signal. If multiple slave devices exist, the master generates a separate slave select signal for each slave (NPCS).

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input(s) of the slave(s).
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
   There may be no more than one slave transmitting data during any particular transfer.
- Serial Clock (SPCK): This control line is driven by the master and regulates the flow of the data bits. The
  master may transmit data at a variety of baud rates; the SPCK line cycles once for each bit that is
  transmitted.
- Slave Select (NSS): This control line allows slaves to be turned on and off by hardware.

### 28.2 Embedded Characteristics

- Supports communication with serial external devices
  - Four chip selects with external decoder support allow communication with up to 15 peripherals
  - Serial memories, such as DataFlash and 3-wire EEPROMs
  - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
  - External co-processors
- Master or slave serial peripheral bus interface
  - 8- to 16-bit programmable data length per chip select
  - Programmable phase and polarity per chip select
  - Programmable transfer delays between consecutive transfers and between clock and data per chip select
  - Programmable delay between consecutive transfers
  - Selectable mode fault detection
- Very fast transfers supported
  - Transfers with baud rates up to MCK
  - The chip select line may be left active to speed up transfers on the same device



# 28.3 Block Diagram

Figure 28-1. Block Diagram





Figure 28-2. Block Diagram





# 28.4 Application Block Diagram

SPCK **SPCK** MISO MISO Slave 0 MOSI MOSI NSS SPI Master NPCS0 SPCK NPCS1 MISO NPCS2 X NC Slave 1 MOSI NPCS3 NSS SPCK MISO Slave 2 MOSI NSS

Figure 28-3. Application Block Diagram: Single Master/Multiple Slave Implementation

# 28.5 Signal Description

Table 28-1. Signal Description

		Тур	Туре	
Pin Name	Pin Description	Master	Slave	
MISO	Master In Slave Out	Input	Output	
MOSI	Master Out Slave In	Output	Input	
SPCK	Serial Clock	Output	Input	
NPCS1-NPCS3	Peripheral Chip Selects	Output	Unused	
NPCS0/NSS	Peripheral Chip Select/Slave Select	Output	Input	

## 28.6 Product Dependencies

### 28.6.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the SPI pins to their peripheral functions.

Table 28-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SPI0	SPI0_MISO	PB0	А
SPI0	SPI0_MOSI	PB1	А
SPI0	SPI0_NPCS0	PB3	А
SPI0	SPI0_NPCS1	PB18	В
SPI0	SPI0_NPCS1	PD24	А
SPI0	SPI0_NPCS2	PB19	В
SPI0	SPI0_NPCS2	PD25	А
SPI0	SPI0_NPCS3	PD27	В
SPI0	SPI0_SPCK	PB2	А
SPI1	SPI1_MISO	PB14	А
SPI1	SPI1_MOSI	PB15	А
SPI1	SPI1_NPCS0	PB17	А
SPI1	SPI1_NPCS1	PD28	В
SPI1	SPI1_NPCS2	PD18	А
SPI1	SPI1_NPCS3	PD19	А
SPI1	SPI1_SPCK	PB16	Α

#### 28.6.2 Power Management

The SPI may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SPI clock.

#### 28.6.3 Interrupt

The SPI interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling the SPI interrupt requires programming the AIC before configuring the SPI.

Table 28-3. Peripheral IDs

Instance	ID
SPI0	14
SPI1	15

## 28.6.4 Peripheral DMA Controller (PDC) or Direct Memory Access Controller (DMAC)

The SPI interface can be used in conjunction with the PDC or DMAC in order to reduce processor overhead. For a full description of the PDC or DMAC, refer to the corresponding section in the full datasheet.



## 28.7 Functional Description

### 28.7.1 Modes of Operation

The SPI operates in Master Mode or in Slave Mode.

Operation in Master Mode is programmed by writing at 1 the MSTR bit in the Mode Register. The pins NPCS0 to NPCS3 are all configured as outputs, the SPCK pin is driven, the MISO line is wired on the receiver input and the MOSI line driven as an output by the transmitter.

If the MSTR bit is written at 0, the SPI operates in Slave Mode. The MISO line is driven by the transmitter output, the MOSI line is wired on the receiver input, the SPCK pin is driven by the transmitter to synchronize the receiver. The NPCS0 pin becomes an input, and is used as a Slave Select signal (NSS). The pins NPCS1 to NPCS3 are not driven and can be used for other purposes.

The data transfers are identically programmable for both modes of operations. The baud rate generator is activated only in Master Mode.

#### 28.7.2 Data Transfer

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the Chip Select Register. The clock phase is programmed with the NCPHA bit. These two parameters determine the edges of the clock signal on which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are used and fixed in different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.


Table 28-4 shows the four modes and corresponding parameter settings.

Table 28-4. SPI Bus Protocol Mode

SPI Mode	CPOL	NCPHA	Shift SPCK Edge	Capture SPCK Edge	SPCK Inactive Level
0	0	1	Falling	Rising	Low
1	0	0	Rising	Falling	Low
2	1	1	Rising	Falling	High
3	1	0	Falling	Rising	High


Figure 28-4 and Figure 28-5 show examples of data transfers.

Figure 28-4. SPI Transfer Format (NCPHA = 1, 8 bits per transfer)



<sup>\*</sup> Not defined, but normally MSB of previous character received.

Figure 28-5. SPI Transfer Format (NCPHA = 0, 8 bits per transfer)



<sup>\*</sup> Not defined but normally LSB of previous character transmitted.



### 28.7.3 Master Mode Operations

When configured in Master Mode, the SPI operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave(s) connected to the SPI bus. The SPI drives the chip select line to the slave and the serial clock signal (SPCK).

The SPI features two holding registers, the Transmit Data Register and the Receive Data Register, and a single Shift Register. The holding registers maintain the data flow at a constant rate.

After enabling the SPI, a data transfer begins when the processor writes to the SPI\_TDR (Transmit Data Register). The written data is immediately transferred in the Shift Register and transfer on the SPI bus starts. While the data in the Shift Register is shifted on the MOSI line, the MISO line is sampled and shifted in the Shift Register. Receiving data cannot occur without transmitting data. If receiving mode is not needed, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the status register can be discarded.

Before writing the TDR, the PCS field in the SPI\_MR must be set in order to select a slave.

After enabling the SPI, a data transfer begins when the processor writes to the SPI\_TDR (Transmit Data Register). The written data is immediately transferred in the Shift Register and transfer on the SPI bus starts. While the data in the Shift Register is shifted on the MOSI line, the MISO line is sampled and shifted in the Shift Register. Transmission cannot occur without reception.

Before writing the TDR, the PCS field must be set in order to select a slave.

If new data is written in SPI\_TDR during the transfer, it stays in it until the current transfer is completed. Then, the received data is transferred from the Shift Register to SPI\_RDR, the data in SPI\_TDR is loaded in the Shift Register and a new transfer starts.

The transfer of a data written in SPI\_TDR in the Shift Register is indicated by the TDRE bit (Transmit Data Register Empty) in the Status Register (SPI\_SR). When new data is written in SPI\_TDR, this bit is cleared. The TDRE bit is used to trigger the Transmit PDC channel.

The end of transfer is indicated by the TXEMPTY flag in the SPI\_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of said delay. The master clock (MCK) can be switched off at this time.

The transfer of received data from the Shift Register in SPI\_RDR is indicated by the RDRF bit (Receive Data Register Full) in the Status Register (SPI\_SR). When the received data is read, the RDRF bit is cleared.


If the SPI\_RDR (Receive Data Register) has not been read before new data is received, the Overrun Error bit (OVRES) in SPI\_SR is set. As long as this flag is set, data is loaded in SPI\_RDR. The user has to read the status register to clear the OVRES bit.

Figure 28-6 on page 431 shows a block diagram of the SPI when operating in Master Mode. Figure 28-7 on page 432 shows a flow chart describing how transfers are handled.



## 28.7.3.1 Master Mode Block Diagram

Figure 28-6. Master Mode Block Diagram





## 28.7.3.2 Master Mode Flow Diagram

Figure 28-7. Master Mode Flow Diagram




Figure 28-8 shows Transmit Data Register Empty (TDRE), Receive Data Register (RDRF) and Transmission Register Empty (TXEMPTY) status flags behavior within the SPI\_SR (Status Register) during an 8-bit data transfer in fixed mode and no Peripheral Data Controller involved.

Figure 28-8. Status Register Flags Behavior







Figure 28-9 shows Transmission Register Empty (TXEMPTY), End of RX buffer (ENDRX), End of TX buffer (ENDTX), RX Buffer Full (RXBUFF) and TX Buffer Empty (TXBUFE) status flags behavior within the SPI\_SR (Status Register) during an 8-bit data transfer in fixed mode with the Peripheral Data Controller involved. The PDC is programmed to transfer and receive three data. The next pointer and counter are not used. The RDRF and TDRE are not shown because these flags are managed by the PDC when using the PDC.

Figure 28-9. PDC Status Register Flags Behavior



#### 28.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the Master Clock (MCK), by a value between 1 and 255.

This allows a maximum operating baud rate at up to Master Clock and a minimum operating baud rate of MCK divided by 255.

Programming the SCBR field at 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it at a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in the SCBR field of the Chip Select Registers. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.


# 28.7.3.4 Transfer Delays

Figure 28-10 shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

- The delay between chip selects, programmable only once for all the chip selects by writing the DLYBCS field in the Mode Register. Allows insertion of a delay between release of one chip select and before assertion of a new one.
- The delay before SPCK, independently programmable for each chip select by writing the field DLYBS.
   Allows the start of SPCK to be delayed after the chip select has been asserted.
- The delay between consecutive transfers, independently programmable for each chip select by writing the DLYBCT field. Allows insertion of a delay between two transfers occurring on the same chip select

These delays allow the SPI to be adapted to the interfaced peripherals and their speed and bus release time.

Figure 28-10. Programmable Delays



### 28.7.3.5 Peripheral Selection

The serial peripherals are selected through the assertion of the NPCS0 to NPCS3 signals. By default, all the NPCS signals are high before and after each transfer.

Fixed Peripheral Select: SPI exchanges data with only one peripheral

Fixed Peripheral Select is activated by writing the PS bit to zero in SPI\_MR (Mode Register). In this case, the current peripheral is defined by the PCS field in SPI\_MR and the PCS field in the SPI\_TDR has no effect.

 Variable Peripheral Select: Data can be exchanged with more than one peripheral without having to reprogram the NPCS field in the SPI\_MR register.

Variable Peripheral Select is activated by setting PS bit to one. The PCS field in SPI\_TDR is used to select the current peripheral. This means that the peripheral selection can be defined for each new data. The value to write in the SPI\_TDR register as the following format.

[xxxxxxx(7-bit) + LASTXFER(1-bit)<sup>(1)</sup>+ xxxx(4-bit) + PCS (4-bit) + DATA (8 to 16-bit)] with PCS equals to the chip select to assert as defined in Section 28.8.4 (SPI Transmit Data Register) and LASTXFER bit at 0 or 1 depending on CSAAT bit. CSAAT, LASTXFER and CSNAAT bit are discussed in the Peripheral Deselection in Section 28.7.3.11.

Note: 1. Optional.

### 28.7.3.6 SPI Peripheral DMA Controller (PDC)

In both fixed and variable mode the Peripheral DMA Controller (PDC) can be used to reduce processor overhead.

The Fixed Peripheral Selection allows buffer transfers with a single peripheral. Using the PDC is an optimal means, as the size of the data transfer between the memory and the SPI is either 8 bits or 16 bits. However, changing the peripheral selection requires the Mode Register to be reprogrammed.



The Variable Peripheral Selection allows buffer transfers with multiple peripherals without reprogramming the Mode Register. Data written in SPI\_TDR is 32 bits wide and defines the real data to be transmitted and the peripheral it is destined to. Using the PDC in this mode requires 32-bit wide buffers, with the data in the LSBs and the PCS and LASTXFER fields in the MSBs, however the SPI still controls the number of bits (8 to16) to be transferred through MISO and MOSI lines with the chip select configuration registers. This is not the optimal means in term of memory size for the buffers, but it provides a very effective means to exchange data with several peripherals without any intervention of the processor.

### 28.7.3.7 Transfer Size

Depending on the data size to transmit, from 8 to 16 bits, the PDC manages automatically the type of pointer's size it has to point to. The PDC will perform the following transfer size depending on the mode and number of bits per data.

#### Fixed Mode:

8-bit Data:

Byte transfer,

PDC Pointer Address = Address + 1 byte,

PDC Counter = Counter - 1

8-bit to 16-bit Data:

2 bytes transfer. n-bit data transfer with don't care data (MSB) filled with 0's,

PDC Pointer Address = Address + 2 bytes,

PDC Counter = Counter - 1

### Variable Mode:

In variable Mode, PDC Pointer Address = Address +4 bytes and PDC Counter = Counter - 1 for 8 to 16-bit transfer size. When using the PDC, the TDRE and RDRF flags are handled by the PDC, thus the user's application does not have to check those bits. Only End of RX Buffer (ENDRX), End of TX Buffer (ENDTX), Buffer Full (RXBUFF), TX Buffer Empty (TXBUFE) are significant. For further details about the Peripheral DMA Controller and user interface, refer to the PDC section of the product datasheet.

# 28.7.3.8 SPI Direct Access Memory Controller (DMAC)

In both fixed and variable mode the Direct Memory Access Controller (DMAC) can be used to reduce processor overhead.

The Fixed Peripheral Selection allows buffer transfers with a single peripheral. Using the DMAC is an optimal means, as the size of the data transfer between the memory and the SPI is either 8 bits or 16 bits. However, changing the peripheral selection requires the Mode Register to be reprogrammed.

The Variable Peripheral Selection allows buffer transfers with multiple peripherals without reprogramming the Mode Register. Data written in SPI\_TDR is 32 bits wide and defines the real data to be transmitted and the peripheral it is destined to. Using the DMAC in this mode requires 32-bit wide buffers, with the data in the LSBs and the PCS and LASTXFER fields in the MSBs, however the SPI still controls the number of bits (8 to16) to be transferred through MISO and MOSI lines with the chip select configuration registers. This is not the optimal means in term of memory size for the buffers, but it provides a very effective means to exchange data with several peripherals without any intervention of the processor.

#### 28.7.3.9 Peripheral Chip Select Decoding

The user can program the SPI to operate with up to 15 peripherals by decoding the four Chip Select lines, NPCS0 to NPCS3 with 1 of up to 16 decoder/demultiplexer. This can be enabled by writing the PCSDEC bit at 1 in the Mode Register (SPI\_MR).

When operating without decoding, the SPI makes sure that in any case only one chip select line is activated, i.e., one NPCS line driven low at a time. If two bits are defined low in a PCS field, only the lowest numbered chip select is driven low.



When operating with decoding, the SPI directly outputs the value defined by the PCS field on NPCS lines of either the Mode Register or the Transmit Data Register (depending on PS).

As the SPI sets a default value of 0xF on the chip select lines (i.e. all chip select lines at 1) when not processing any transfer, only 15 peripherals can be decoded.

The SPI has only four Chip Select Registers, not 15. As a result, when decoding is activated, each chip select defines the characteristics of up to four peripherals. As an example, SPI\_CRS0 defines the characteristics of the externally decoded peripherals 0 to 3, corresponding to the PCS values 0x0 to 0x3. Thus, the user has to make sure to connect compatible peripherals on the decoded chip select lines 0 to 3, 4 to 7, 8 to 11 and 12 to 14. Figure 28-11 below shows such an implementation.

If the CSAAT bit is used, with or without the PDC, the Mode Fault detection for NPCS0 line must be disabled. This is not needed for all other chip select lines since Mode Fault Detection is only on NPCS0.

If the CSAAT bit is used, with or without the DMAC, the Mode Fault detection for NPCS0 line must be disabled. This is not needed for all other chip select lines since Mode Fault Detection is only on NPCS0.

**SPCK** MISO MOSI SPCK MISO MOSI SPCK MISO MOSI SPCK MISO MOSI Slave 0 Slave 1 Slave 14 SPI Master NSS NSS NSS NPCS0 NPCS1 NPCS2 NPCS3

Figure 28-11. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation

1-of-n Decoder/Demultiplexer



# 28.7.3.10 Peripheral Deselection Without PDC nor DMAC

During a transfer of more than one data on a Chip Select without the PDC nor DMAC, the SPI\_TDR is loaded by the processor, the flag TDRE rises as soon as the content of the SPI\_TDR is transferred into the internal shift register. When this flag is detected high, the SPI\_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the SPI\_TDR in time to keep the chip select active (low). A null Delay Between Consecutive Transfer (DLYBCT) value in the SPI\_CSR, will give even less time for the processor to reload the SPI\_TDR. With some SPI slave peripherals, requiring the chip select line to remain active (low) during a full set of transfers might lead to communication errors.

To facilitate interfacing with such devices, the Chip Select Register [CSR0...CSR3] can be programmed with the CSAAT bit (Chip Select Active After Transfer) at 1. This allows the chip select lines to remain in their current state (low = active) until transfer to another chip select is required. Even if the SPI\_TDR is not reloaded the chip select will remain active. To have the chip select line to raise at the end of the transfer the Last Transfer Bit (LASTXFER) in the SPI\_MR must be set at 1 before writing the last data to transmit into the SPI\_TDR.

#### 28.7.3.11 Peripheral Deselection with PDC

When the Peripheral DMA Controller is used, the chip select line will remain low during the whole transfer since the TDRE flag is managed by the PDC itself. The reloading of the SPI\_TDR by the PDC is done as soon as TDRE flag is set to one. In this case the use of CSAAT bit might not be needed. However, it may happen that when other PDC channels connected to other peripherals are in use as well, the SPI PDC might be delayed by another (PDC with a higher priority on the bus). Having PDC buffers in slower memories like flash memory or SDRAM compared to fast internal SRAM, may lengthen the reload time of the SPI\_TDR by the PDC as well. This means that the SPI\_TDR might not be reloaded in time to keep the chip select line low. In this case the chip select line may toggle between data transfer and according to some SPI Slave devices, the communication might get lost. The use of the CSAAT bit might be needed.


# 28.7.3.12 Peripheral Deselection with DMAC

When the Direct Memory Access Controller is used, the chip select line will remain low during the whole transfer since the TDRE flag is managed by the DMAC itself. The reloading of the SPI\_TDR by the DMAC is done as soon as TDRE flag is set to one. In this case the use of CSAAT bit might not be needed. However, it may happen that when other DMAC channels connected to other peripherals are in use as well, the SPI DMAC might be delayed by another (DMAC with a higher priority on the bus). Having DMAC buffers in slower memories like flash memory or SDRAM compared to fast internal SRAM, may lengthen the reload time of the SPI\_TDR by the DMAC as well. This means that the SPI\_TDR might not be reloaded in time to keep the chip select line low. In this case the chip select line may toggle between data transfer and according to some SPI Slave devices, the communication might get lost. The use of the CSAAT bit might be needed.

Figure 28-12 shows different peripheral deselction cases and the effect of the CSAAT bit.



Figure 28-12. Peripheral Deselection



#### 28.7.3.13 Mode Fault Detection

A mode fault is detected when the SPI is programmed in Master Mode and a low level is driven by an external master on the NPCS0/NSS signal. In this case, multi-master configuration, NPCS0, MOSI, MISO and SPCK pins must be configured in open drain (through the PIO controller). When a mode fault is detected, the MODF bit in the SPI\_SR is set until the SPI\_SR is read and the SPI is automatically disabled until re-enabled by writing the SPIEN bit in the SPI\_CR (Control Register) at 1.

By default, the Mode Fault detection circuitry is enabled. The user can disable Mode Fault detection by setting the MODFDIS bit in the SPI Mode Register (SPI\_MR).

### 28.7.4 SPI Slave Mode

When operating in Slave Mode, the SPI processes data bits on the clock provided on the SPI clock pin (SPCK).

The SPI waits for NSS to go active before receiving the serial clock from an external master. When NSS falls, the clock is validated on the serializer, which processes the number of bits defined by the BITS field of the Chip Select Register 0 (SPI\_CSR0). These bits are processed following a phase and a polarity defined respectively by the NCPHA and CPOL bits of the SPI\_CSR0. Note that BITS, CPOL and NCPHA of the other Chip Select Registers have no effect when the SPI is programmed in Slave Mode.

The bits are shifted out on the MISO line and sampled on the MOSI line.

(For more information on the BITS field, see the note below the register bitmap in Section 28.8.9 "SPI Chip Select Register" on page 452.)



When all the bits are processed, the received data is transferred in the Receive Data Register and the RDRF bit rises. If the SPI\_RDR (Receive Data Register) has not been read before new data is received, the Overrun Error bit (OVRES) in SPI\_SR is set. As long as this flag is set, data is loaded in SPI\_RDR. The user has to read the status register to clear the OVRES bit.


When a transfer starts, the data shifted out is the data present in the Shift Register. If no data has been written in the Transmit Data Register (SPI\_TDR), the last data received is transferred. If no data has been received since the last reset, all bits are transmitted low, as the Shift Register resets at 0.

When a first data is written in SPI\_TDR, it is transferred immediately in the Shift Register and the TDRE bit rises. If new data is written, it remains in SPI\_TDR until a transfer occurs, i.e., NSS falls and there is a valid clock on the SPCK pin. When the transfer occurs, the last data written in SPI\_TDR is transferred in the Shift Register and the TDRE bit rises. This enables frequent updates of critical variables with single transfers.

Then, a new data is loaded in the Shift Register from the Transmit Data Register. In case no character is ready to be transmitted, i.e., no character has been written in SPI\_TDR since the last load from SPI\_TDR to the Shift Register, the Shift Register is not modified and the last received character is retransmitted.

Figure 28-13 shows a block diagram of the SPI when operating in Slave Mode.

Figure 28-13. Slave Mode Functional Block Diagram



# 28.8 Serial Peripheral Interface (SPI) User Interface

Table 28-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	SPI_CR	Write-only	_
0x04	Mode Register	SPI_MR	Read/Write	0x0
0x08	Receive Data Register	SPI_RDR	Read-only	0x0
0x0C	Transmit Data Register	SPI_TDR	Write-only	_
0x10	Status Register	SPI_SR	Read-only	0x00000F0
0x14	Interrupt Enable Register	SPI_IER	Write-only	_
0x18	Interrupt Disable Register	SPI_IDR	Write-only	_
0x1C	Interrupt Mask Register	SPI_IMR	Read-only	0x0
0x20-0x2C	Reserved	_	_	_
0x30	Chip Select Register 0	SPI_CSR0	Read/Write	0x0
0x34	Chip Select Register 1	SPI_CSR1	Read/Write	0x0
0x38	Chip Select Register 2	SPI_CSR2	Read/Write	0x0
0x3C	Chip Select Register 3	SPI_CSR3	Read/Write	0x0
0x004C-0x00FC	Reserved	-	_	_
0x100-0x124	Reserved for the PDC	_	_	_



# 28.8.1 SPI Control Register

Name: SPI\_CR

Address: 0xFFFA4000 (0), 0xFFFA8000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	-	_	-	LASTXFER
23	22	21	20	19	18	17	16
_	-	-	_	-	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
SWRST	-	-	_	-	_	SPIDIS	SPIEN

### SPIEN: SPI Enable

0: No effect.

1: Enables the SPI to transfer and receive data.

### • SPIDIS: SPI Disable

0: No effect.

1: Disables the SPI.

As soon as SPIDIS is set, SPI finishes its transfer.

All pins are set in input mode and no data is received or transmitted.

If a transfer is in progress, the transfer is finished before the SPI is disabled.

If both SPIEN and SPIDIS are equal to one when the control register is written, the SPI is disabled.

# • SWRST: SPI Software Reset

0: No effect.

1: Reset the SPI. A software-triggered hardware reset of the SPI interface is performed.

The SPI is in slave mode after software reset.

PDC channels are not affected by software reset.

### LASTXFER: Last Transfer

0: No effect.

1: The current NPCS will be deasserted after the character written in TD has been transferred. When CSAAT is set, this allows to close the communication with the current serial peripheral by raising the corresponding NPCS line as soon as TD transfer has completed.



# 28.8.2 SPI Mode Register

Name: SPI\_MR

**Address:** 0xFFFA4004 (0), 0xFFFA8004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			DLY	BCS			
23	22	21	20	19	18	17	16
_	_	_	_		PC	CS	
15	14	13	12	11	10	9	8
_	_	_	_	_	-	_	_
7	6	5	4	3	2	1	0
LLB	_	_	MODFDIS	_	PCSDEC	PS	MSTR

#### MSTR: Master/Slave Mode

0: SPI is in Slave mode.

1: SPI is in Master mode.

### • PS: Peripheral Select

0: Fixed Peripheral Select.

1: Variable Peripheral Select.

# • PCSDEC: Chip Select Decode

0: The chip selects are directly connected to a peripheral device.

1: The four chip select lines are connected to a 4- to 16-bit decoder.

When PCSDEC equals one, up to 15 Chip Select signals can be generated with the four lines using an external 4- to 16-bit decoder. The Chip Select Registers define the characteristics of the 15 chip selects according to the following rules:

SPI\_CSR0 defines peripheral chip select signals 0 to 3.

SPI\_CSR1 defines peripheral chip select signals 4 to 7.

SPI\_CSR2 defines peripheral chip select signals 8 to 11.

SPI\_CSR3 defines peripheral chip select signals 12 to 14.

#### MODFDIS: Mode Fault Detection

0: Mode fault detection is enabled.

1: Mode fault detection is disabled.

### • WDRBT: Wait Data Read Before Transfer

0: No effect. In master mode, a transfer can be initiated whatever the state of the Receive Data Register is.

1: In Master Mode, a transfer can start only if the Receive Data Register is empty, i.e. does not contain any unread data. This mode prevents overrun error in reception.



# • LLB: Local Loopback Enable

0: Local loopback path disabled.

1: Local loopback path enabled

LLB controls the local loopback on the data serializer for testing in Master Mode only. (MISO is internally connected on MOSI.)

# • PCS: Peripheral Chip Select

This field is only used if Fixed Peripheral Select is active (PS = 0).

If PCSDEC = 0:

 $\begin{array}{llll} PCS = xxx0 & NPCS[3:0] = 1110 \\ PCS = xx01 & NPCS[3:0] = 1101 \\ PCS = x011 & NPCS[3:0] = 1011 \\ PCS = 0111 & NPCS[3:0] = 0111 \\ PCS = 1111 & forbidden (no peripheral is selected) \\ \end{array}$ 

(x = don't care)

If PCSDEC = 1:

NPCS[3:0] output signals = PCS.

# • DLYBCS: Delay Between Chip Selects

This field defines the delay from NPCS inactive to the activation of another NPCS. The DLYBCS time guarantees non-overlapping chip selects and solves bus contentions in case of peripherals having long data float times.

If DLYBCS is less than or equal to six, six MCK periods will be inserted by default.

Otherwise, the following equation determines the delay:

Delay Between Chip Selects = 
$$\frac{DLYBCS}{MCK}$$

# 28.8.3 SPI Receive Data Register

Name: SPI\_RDR

**Address:** 0xFFFA4008 (0), 0xFFFA8008 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	1	_	1	1	ı	_
23	22	21	20	19	18	17	16
_	_	-	_		PC	CS	
15	14	13	12	11	10	9	8
			R	D			
7	6	5	4	3	2	1	0
			R	D			

# • RD: Receive Data

Data received by the SPI Interface is stored in this register right-justified. Unused bits read zero.

# • PCS: Peripheral Chip Select

In Master Mode only, these bits indicate the value on the NPCS pins at the end of a transfer. Otherwise, these bits read zero.



# 28.8.4 SPI Transmit Data Register

Name: SPI\_TDR

Address: 0xFFFA400C (0), 0xFFFA800C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	ı	LASTXFER
23	22	21	20	19	18	17	16
_	_	ı	_		PC	CS	
15	14	13	12	11	10	9	8
			Т	D			
7	6	5	4	3	2	1	0
			Т	D			

#### • TD: Transmit Data

Data to be transmitted by the SPI Interface is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

# • PCS: Peripheral Chip Select

This field is only used if Variable Peripheral Select is active (PS = 1).

If PCSDEC = 0:

PCS = 0111 NPCS[3:0] = 0111

PCS = 1111 forbidden (no peripheral is selected)

(x = don't care)

If PCSDEC = 1:

NPCS[3:0] output signals = PCS

# LASTXFER: Last Transfer

0: No effect.

1: The current NPCS will be deasserted after the character written in TD has been transferred. When CSAAT is set, this allows to close the communication with the current serial peripheral by raising the corresponding NPCS line as soon as TD transfer has completed.

This field is only used if Variable Peripheral Select is active (PS = 1).

# 28.8.5 SPI Status Register

Name: SPI\_SR

**Address:** 0xFFFA4010 (0), 0xFFFA8010 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	1	-	_	_	1	1	_
23	22	21	20	19	18	17	16
_	-	ı	_	_	1	1	SPIENS
15	14	13	12	11	10	9	8
_	ı	ı	_	_	ı	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

### • RDRF: Receive Data Register Full

0: No data has been received since the last read of SPI\_RDR

1: Data has been received and the received data has been transferred from the serializer to SPI\_RDR since the last read of SPI\_RDR.

# • TDRE: Transmit Data Register Empty

0: Data has been written to SPI\_TDR and not yet transferred to the serializer.

1: The last data written in the Transmit Data Register has been transferred to the serializer.

TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to one.

#### MODF: Mode Fault Error

0: No Mode Fault has been detected since the last read of SPI\_SR.

1: A Mode Fault occurred since the last read of the SPI SR.

#### OVRES: Overrun Error Status

0: No overrun has been detected since the last read of SPI\_SR.

1: An overrun has occurred since the last read of SPI SR.

An overrun occurs when SPI\_RDR is loaded at least twice from the serializer since the last read of the SPI\_RDR.

### . ENDRX: End of RX buffer

0: The Receive Counter Register has not reached 0 since the last write in SPI\_RCR<sup>(1)</sup> or SPI\_RNCR<sup>(1)</sup>.

1: The Receive Counter Register has reached 0 since the last write in SPI\_RCR<sup>(1)</sup> or SPI\_RNCR<sup>(1)</sup>.

### . ENDTX: End of TX buffer

0: The Transmit Counter Register has not reached 0 since the last write in SPI\_TCR<sup>(1)</sup> or SPI\_TNCR<sup>(1)</sup>.

1: The Transmit Counter Register has reached 0 since the last write in SPI\_TCR<sup>(1)</sup> or SPI\_TNCR<sup>(1)</sup>.

### • RXBUFF: RX Buffer Full

0: SPI\_RCR<sup>(1)</sup> or SPI\_RNCR<sup>(1)</sup> has a value other than 0.

1: Both SPI\_RCR<sup>(1)</sup> and SPI\_RNCR<sup>(1)</sup> have a value of 0.



# • TXBUFE: TX Buffer Empty

0: SPI\_TCR<sup>(1)</sup> or SPI\_TNCR<sup>(1)</sup> has a value other than 0.

1: Both SPI\_TCR<sup>(1)</sup> and SPI\_TNCR<sup>(1)</sup> have a value of 0.

# • NSSR: NSS Rising

0: No rising edge detected on NSS pin since last read.

1: A rising edge occurred on NSS pin since last read.

# • TXEMPTY: Transmission Registers Empty

0: As soon as data is written in SPI\_TDR.

1: SPI\_TDR and internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion of such delay.

# • SPIENS: SPI Enable Status

0: SPI is disabled.

1: SPI is enabled.

Note: 1. SPI\_RCR, SPI\_RNCR, SPI\_TCR, SPI\_TNCR are physically located in the PDC.



# 28.8.6 SPI Interrupt Enable Register

Name: SPI\_IER

**Address:** 0xFFFA4014 (0), 0xFFFA8014 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	ı	-	_			ı	_
15	14	13	12	11	10	9	8
_	ı	ı	_	ı	ı	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: No effect.

1: Enables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Enable

• TDRE: SPI Transmit Data Register Empty Interrupt Enable

• MODF: Mode Fault Error Interrupt Enable

• OVRES: Overrun Error Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

• NSSR: NSS Rising Interrupt Enable

• TXEMPTY: Transmission Registers Empty Enable



# 28.8.7 SPI Interrupt Disable Register

Name: SPI\_IDR

**Address:** 0xFFFA4018 (0), 0xFFFA8018 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	1	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	ı	ı	_	_	_	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: No effect.

1: Disables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Disable

• TDRE: SPI Transmit Data Register Empty Interrupt Disable

• MODF: Mode Fault Error Interrupt Disable

• OVRES: Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

• NSSR: NSS Rising Interrupt Disable

• TXEMPTY: Transmission Registers Empty Disable

# 28.8.8 SPI Interrupt Mask Register

Name: SPI\_IMR

**Address:** 0xFFFA401C (0), 0xFFFA801C (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	1	-	_	_	1	1	_
23	22	21	20	19	18	17	16
_	ı	-	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	ı	ı	_	_	ı	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• RDRF: Receive Data Register Full Interrupt Mask

• TDRE: SPI Transmit Data Register Empty Interrupt Mask

MODF: Mode Fault Error Interrupt Mask

• OVRES: Overrun Error Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

• NSSR: NSS Rising Interrupt Mask

• TXEMPTY: Transmission Registers Empty Mask



# 28.8.9 SPI Chip Select Register

Name: SPI\_CSR0... SPI\_CSR3

**Address:** 0xFFFA4030 (0), 0xFFFA8030 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			DLY	BCT			
23	22	21	20	19	18	17	16
	DLYBS						
15	14	13	12	11	10	9	8
			SC	BR			
7	6	5	4	3	2	1	0
	BITS			CSAAT	_	NCPHA	CPOL

Note: SPI\_CSRx registers must be written even if the user wants to use the defaults. The BITS field will not be updated with the translated value unless the register is written.

# • CPOL: Clock Polarity

0: The inactive state value of SPCK is logic level zero.

1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce the required clock/data relationship between master and slave devices.

#### NCPHA: Clock Phase

- 0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.
- 1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

### CSAAT: Chip Select Active After Transfer

- 0: The Peripheral Chip Select Line rises as soon as the last transfer is achieved.
- 1: The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select.

### • BITS: Bits Per Transfer (See the note below the register bitmap.)

The BITS field determines the number of data bits transferred. Reserved values should not be used.

BITS	Bits Per Transfer
0000	8
0001	9
0010	10
0011	11
0100	12
0101	13
0110	14
0111	15

BITS (Continued)	Bits Per Transfer
1000	16
1001	Reserved
1010	Reserved
1011	Reserved
1100	Reserved
1101	Reserved
1110	Reserved
1111	Reserved

#### SCBR: Serial Clock Baud Rate

In Master Mode, the SPI Interface uses a modulus counter to derive the SPCK baud rate from the Master Clock MCK. The Baud rate is selected by writing a value from 1 to 255 in the SCBR field. The following equations determine the SPCK baud rate:

SPCK Baudrate = 
$$\frac{MCK}{SCBR}$$

Programming the SCBR field at 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results. At reset, SCBR is 0 and the user has to program it at a valid value before performing the first transfer.

# • DLYBS: Delay Before SPCK

This field defines the delay from NPCS valid to the first valid SPCK transition.

When DLYBS equals zero, the NPCS valid to SPCK transition is 1/2 the SPCK clock period.

Otherwise, the following equations determine the delay:

Delay Before SPCK = 
$$\frac{DLYBS}{MCK}$$

# • DLYBCT: Delay Between Consecutive Transfers

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT equals zero, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers.

Otherwise, the following equation determines the delay:

Delay Between Consecutive Transfers = 
$$\frac{32 \times DLYBCT}{MCK}$$



# 29. Parallel Input/Output Controller (PIO)

# 29.1 Description

The Parallel Input/Output Controller (PIO) manages up to 32 fully programmable input/output lines. Each I/O line may be dedicated as a general-purpose I/O or be assigned to a function of an embedded peripheral. This assures effective optimization of the pins of a product.

Each I/O line is associated with a bit number in all of the 32-bit registers of the 32-bit wide User Interface.

Each I/O line of the PIO Controller features:

- An input change interrupt enabling level change detection on any I/O line.
- A glitch filter providing rejection of pulses lower than one-half of clock cycle.
- Multi-drive capability similar to an open drain I/O line.
- Control of the pull-up of the I/O line.
- Input visibility and output control.

The PIO Controller also features a synchronous output providing up to 32 bits of data output in a single write operation.



# 29.2 Block Diagram

Figure 29-1. Block Diagram





Figure 29-2. Application Block Diagram





# 29.3 Product Dependencies

# 29.3.1 Pin Multiplexing

Each pin is configurable, according to product definition as either a general-purpose I/O line only, or as an I/O line multiplexed with one or two peripheral I/Os. As the multiplexing is hardware-defined and thus product-dependent, the hardware designer and programmer must carefully determine the configuration of the PIO controllers required by their application. When an I/O line is general-purpose only, i.e., not multiplexed with any peripheral I/O, programming of the PIO Controller regarding the assignment to a peripheral has no effect and only the PIO Controller can control how the pin is driven by the product.

### 29.3.2 External Interrupt Lines

The interrupt signals FIQ and IRQ0 to IRQn are most generally multiplexed through the PIO Controllers. However, it is not necessary to assign the I/O line to the interrupt function as the PIO Controller has no effect on inputs and the interrupt lines (FIQ or IRQs) are used only as inputs.

### 29.3.3 Power Management

The Power Management Controller controls the PIO Controller clock in order to save power. Writing any of the registers of the user interface does not require the PIO Controller clock to be enabled. This means that the configuration of the I/O lines does not require the PIO Controller clock to be enabled.

However, when the clock is disabled, not all of the features of the PIO Controller are available. Note that the Input Change Interrupt and the read of the pin level require the clock to be validated.

After a hardware reset, the PIO clock is disabled by default.

The user must configure the Power Management Controller before any access to the input line information.

### 29.3.4 Interrupt Generation

For interrupt handling, the PIO Controllers are considered as user peripherals. This means that the PIO Controller interrupt lines are connected among the interrupt sources 2 to 31. Refer to the PIO Controller peripheral identifier in the product description to identify the interrupt sources dedicated to the PIO Controllers.


The PIO Controller interrupt can be generated only if the PIO Controller clock is enabled.



# 29.4 Functional Description

The PIO Controller features up to 32 fully-programmable I/O lines. Most of the control logic associated to each I/O is represented in Figure 29-3. In this description each signal shown represents but one of up to 32 possible indexes.

Figure 29-3. I/O Line Control Logic





# 29.4.1 Pull-up Resistor Control

Each I/O line is designed with an embedded pull-up resistor. The pull-up resistor can be enabled or disabled by writing respectively PIO\_PUER (Pull-up Enable Register) and PIO\_PUDR (Pull-up Disable Resistor). Writing in these registers results in setting or clearing the corresponding bit in PIO\_PUSR (Pull-up Status Register). Reading a 1 in PIO\_PUSR means the pull-up is disabled and reading a 0 means the pull-up is enabled.

Control of the pull-up resistor is possible regardless of the configuration of the I/O line.

After reset, all of the pull-ups are enabled, i.e., PIO\_PUSR resets at the value 0x0.

### 29.4.2 I/O Line or Peripheral Function Selection

When a pin is multiplexed with one or two peripheral functions, the selection is controlled with the registers PIO\_PER (PIO Enable Register) and PIO\_PDR (PIO Disable Register). The register PIO\_PSR (PIO Status Register) is the result of the set and clear registers and indicates whether the pin is controlled by the corresponding peripheral or by the PIO Controller. A value of 0 indicates that the pin is controlled by the corresponding on-chip peripheral selected in the PIO\_ABSR (AB Select Status Register). A value of 1 indicates the pin is controlled by the PIO controller.

If a pin is used as a general purpose I/O line (not multiplexed with an on-chip peripheral), PIO\_PER and PIO\_PDR have no effect and PIO\_PSR returns 1 for the corresponding bit.

After reset, most generally, the I/O lines are controlled by the PIO controller, i.e., PIO\_PSR resets at 1. However, in some events, it is important that PIO lines are controlled by the peripheral (as in the case of memory chip select lines that must be driven inactive after reset or for address lines that must be driven low for booting out of an external memory). Thus, the reset value of PIO\_PSR is defined at the product level, depending on the multiplexing of the device.

### 29.4.3 Peripheral A or B Selection

The PIO Controller provides multiplexing of up to two peripheral functions on a single pin. The selection is performed by writing PIO\_ASR (A Select Register) and PIO\_BSR (Select B Register). PIO\_ABSR (AB Select Status Register) indicates which peripheral line is currently selected. For each pin, the corresponding bit at level 0 means peripheral A is selected whereas the corresponding bit at level 1 indicates that peripheral B is selected.

Note that multiplexing of peripheral lines A and B only affects the output line. The peripheral input lines are always connected to the pin input.

After reset, PIO\_ABSR is 0, thus indicating that all the PIO lines are configured on peripheral A. However, peripheral A generally does not drive the pin as the PIO Controller resets in I/O line mode.

Writing in PIO\_ASR and PIO\_BSR manages PIO\_ABSR regardless of the configuration of the pin. However, assignment of a pin to a peripheral function requires a write in the corresponding peripheral selection register (PIO\_ASR or PIO\_BSR) in addition to a write in PIO\_PDR.

# 29.4.4 Output Control

When the I/O line is assigned to a peripheral function, i.e., the corresponding bit in PIO\_PSR is at 0, the drive of the I/O line is controlled by the peripheral. Peripheral A or B, depending on the value in PIO\_ABSR, determines whether the pin is driven or not.

When the I/O line is controlled by the PIO controller, the pin can be configured to be driven. This is done by writing PIO\_OER (Output Enable Register) and PIO\_ODR (Output Disable Register). The results of these write operations are detected in PIO\_OSR (Output Status Register). When a bit in this register is at 0, the corresponding I/O line is used as an input only. When the bit is at 1, the corresponding I/O line is driven by the PIO controller.

The level driven on an I/O line can be determined by writing in PIO\_SODR (Set Output Data Register) and PIO\_CODR (Clear Output Data Register). These write operations respectively set and clear PIO\_ODSR (Output Data Status Register), which represents the data driven on the I/O lines. Writing in PIO\_OER and PIO\_ODR



manages PIO\_OSR whether the pin is configured to be controlled by the PIO controller or assigned to a peripheral function. This enables configuration of the I/O line prior to setting it to be managed by the PIO Controller.

Similarly, writing in PIO\_SODR and PIO\_CODR effects PIO\_ODSR. This is important as it defines the first level driven on the I/O line.

### 29.4.5 Synchronous Data Output

Controlling all parallel busses using several PIOs requires two successive write operations in the PIO\_SODR and PIO\_CODR registers. This may lead to unexpected transient values. The PIO controller offers a direct control of PIO outputs by single write access to PIO\_ODSR (Output Data Status Register). Only bits unmasked by PIO\_OWSR (Output Write Status Register) are written. The mask bits in the PIO\_OWSR are set by writing to PIO\_OWER (Output Write Enable Register) and cleared by writing to PIO\_OWDR (Output Write Disable Register).

After reset, the synchronous data output is disabled on all the I/O lines as PIO OWSR resets at 0x0.

# 29.4.6 Multi Drive Control (Open Drain)

Each I/O can be independently programmed in Open Drain by using the Multi Drive feature. This feature permits several drivers to be connected on the I/O line which is driven low only by each device. An external pull-up resistor (or enabling of the internal one) is generally required to guarantee a high level on the line.


The Multi Drive feature is controlled by PIO\_MDER (Multi-driver Enable Register) and PIO\_MDDR (Multi-driver Disable Register). The Multi Drive can be selected whether the I/O line is controlled by the PIO controller or assigned to a peripheral function. PIO\_MDSR (Multi-driver Status Register) indicates the pins that are configured to support external drivers.

After reset, the Multi Drive feature is disabled on all pins, i.e., PIO MDSR resets at value 0x0.

### 29.4.7 Output Line Timings

Figure 29-4 shows how the outputs are driven either by writing PIO\_SODR or PIO\_CODR, or by directly writing PIO\_ODSR. This last case is valid only if the corresponding bit in PIO\_OWSR is set. Figure 29-4 also shows when the feedback in PIO\_PDSR is available.

Figure 29-4. Output Line Timings





### 29.4.8 Inputs

The level on each I/O line can be read through PIO\_PDSR (Pin Data Status Register). This register indicates the level of the I/O lines regardless of their configuration, whether uniquely as an input or driven by the PIO controller or driven by a peripheral.

Reading the I/O line levels requires the clock of the PIO controller to be enabled, otherwise PIO\_PDSR reads the levels present on the I/O line at the time the clock was disabled.

# 29.4.9 Input Glitch Filtering

Optional input glitch filters are independently programmable on each I/O line. When the glitch filter is enabled, a glitch with a duration of less than 1/2 Master Clock (MCK) cycle is automatically rejected, while a pulse with a duration of 1 Master Clock cycle or more is accepted. For pulse durations between 1/2 Master Clock cycle and 1 Master Clock cycle the pulse may or may not be taken into account, depending on the precise timing of its occurrence. Thus for a pulse to be visible it must exceed 1 Master Clock cycle, whereas for a glitch to be reliably filtered out, its duration must not exceed 1/2 Master Clock cycle. The filter introduces one Master Clock cycle latency if the pin level change occurs before a rising edge. However, this latency does not appear if the pin level change occurs before a falling edge. This is illustrated in Figure 29-5.

The glitch filters are controlled by the register set; PIO\_IFER (Input Filter Enable Register), PIO\_IFDR (Input Filter Disable Register) and PIO\_IFSR (Input Filter Status Register). Writing PIO\_IFER and PIO\_IFDR respectively sets and clears bits in PIO\_IFSR. This last register enables the glitch filter on the I/O lines.

When the glitch filter is enabled, it does not modify the behavior of the inputs on the peripherals. It acts only on the value read in PIO\_PDSR and on the input change interrupt detection. The glitch filters require that the PIO Controller clock is enabled.




Figure 29-5. Input Glitch Filter Timing

#### 29.4.10 Input Change Interrupt


The PIO Controller can be programmed to generate an interrupt when it detects an input change on an I/O line. The Input Change Interrupt is controlled by writing PIO\_IER (Interrupt Enable Register) and PIO\_IDR (Interrupt Disable Register), which respectively enable and disable the input change interrupt by setting and clearing the corresponding bit in PIO\_IMR (Interrupt Mask Register). As Input change detection is possible only by comparing two successive samplings of the input of the I/O line, the PIO Controller clock must be enabled. The Input Change Interrupt is available, regardless of the configuration of the I/O line, i.e., configured as an input only, controlled by the PIO Controller or assigned to a peripheral function.

When an input change is detected on an I/O line, the corresponding bit in PIO\_ISR (Interrupt Status Register) is set. If the corresponding bit in PIO\_IMR is set, the PIO Controller interrupt line is asserted. The interrupt signals of the thirty-two channels are ORed-wired together to generate a single interrupt signal to the Advanced Interrupt Controller.



When the software reads PIO\_ISR, all the interrupts are automatically cleared. This signifies that all the interrupts that are pending when PIO\_ISR is read must be handled.

Figure 29-6. Input Change Interrupt Timings



### 29.4.11 Write Protected Registers

To prevent any single software error that may corrupt the PIO behavior, the registers listed below can be write-protected by setting the WPEN bit in the PIO Write Protect Mode Register (PIO\_WPMR).

If a write access in a write-protected register is detected, then the WPVS flag in the PIO Write Protect Status Register (PIO\_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is automatically reset after reading the PIO Write Protect Status Register (PIO\_WPSR).

List of the write-protected registers:

- "PIO Enable Register" on page 466
- "PIO Disable Register" on page 467
- "PIO Output Enable Register" on page 469
- "PIO Output Disable Register" on page 470
- "PIO Input Filter Enable Register" on page 472
- "PIO Input Filter Disable Register" on page 473
- "PIO Set Output Data Register" on page 475
- "PIO Clear Output Data Register" on page 476
- "PIO Multi-driver Enable Register" on page 483
- "PIO Multi-driver Disable Register" on page 484
- "PIO Pull Up Disable Register" on page 486
- "PIO Pull Up Enable Register" on page 487
- "PIO Peripheral A Select Register" on page 489
- "PIO Peripheral B Select Register" on page 490
- "PIO Output Write Enable Register" on page 492
- "PIO Output Write Disable Register" on page 493



# 29.4.12 Programmable I/O Delays

The PIO interface consists of a series of signals driven by peripherals or directly by software. The simultaneous switching outputs on these busses may lead to a peak of current in the internal and external power supply lines.


In order to reduce the peak of current in such cases, additional propagation delays can be adjusted independently for pad buffers by means of configuration registers, PIO\_DELAY.

For each I/O, the additional programmable delays range from 0 to 4 ns (Worst Case PVT). The delay can differ between IOs supporting this feature. The delay can be modified according to programming for each I/O. The minimum additional delay that can be programmed on a PAD supporting this feature is 1/16 of the maximum programmable delay.

Only PADs PC[12], PC[7:2], PA[30:23] and PA[9:2] can be configured.

When programming 0x0 in fields, no delay is added (reset value) and the propagation delay of the pad buffers is the inherent delay of the pad buffer. When programming 0xF in field, the propagation delay of the corresponding pad is maximal.

Figure 29-7. Programmable I/O Delays



# 29.5 I/O Lines Programming Example

The programing example as shown in Table 29-1 below is used to define the following configuration.

- 4-bit output port on I/O lines 0 to 3, (should be written in a single write operation), open-drain, with pull-up resistor
- Four output signals on I/O lines 4 to 7 (to drive LEDs for example), driven high and low, no pull-up resistor
- Four input signals on I/O lines 8 to 11 (to read push-button states for example), with pull-up resistors, glitch filters and input change interrupts
- Four input signals on I/O line 12 to 15 to read an external device status (polled, thus no input change interrupt), no pull-up resistor, no glitch filter
- I/O lines 16 to 19 assigned to peripheral A functions with pull-up resistor
- I/O lines 20 to 23 assigned to peripheral B functions, no pull-up resistor
- I/O line 24 to 27 assigned to peripheral A with Input Change Interrupt and pull-up resistor

Table 29-1. Programming Example

Register	Value to be Written
PIO_PER	0x0000 FFFF
PIO_PDR	0x0FFF 0000
PIO_OER	0x0000 00FF
PIO_ODR	0x0FFF FF00
PIO_IFER	0x0000 0F00
PIO_IFDR	0x0FFF F0FF
PIO_SODR	0x0000 0000
PIO_CODR	0x0FFF FFFF
PIO_IER	0x0F00 0F00
PIO_IDR	0x00FF F0FF
PIO_MDER	0x0000 000F
PIO_MDDR	0x0FFF FFF0
PIO_PUDR	0x00F0 00F0
PIO_PUER	0x0F0F FF0F
PIO_ASR	0x0F0F 0000
PIO_BSR	0x00F0 0000
PIO_OWER	0x0000 000F
PIO_OWDR	0x0FFF FFF0



# 29.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32 bits wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO\_PSR returns 1 systematically.

Table 29-2. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	PIO Enable Register	PIO_PER	Write-only	_
0x0004	PIO Disable Register	PIO_PDR	Write-only	_
0x0008	PIO Status Register	PIO_PSR	Read-only	(1)
0x000C	Reserved			
0x0010	Output Enable Register	PIO_OER	Write-only	_
0x0014	Output Disable Register	PIO_ODR	Write-only	_
0x0018	Output Status Register	PIO_OSR	Read-only	0x0000 0000
0x001C	Reserved			
0x0020	Glitch Input Filter Enable Register	PIO_IFER	Write-only	_
0x0024	Glitch Input Filter Disable Register	PIO_IFDR	Write-only	_
0x0028	Glitch Input Filter Status Register	PIO_IFSR	Read-only	0x0000 0000
0x002C	Reserved			
0x0030	Set Output Data Register	PIO_SODR	Write-only	_
0x0034	Clear Output Data Register	PIO_CODR	Write-only	
0x0038	Output Data Status Register	PIO_ODSR	Read-only or <sup>(2)</sup> Read/Write	-
0x003C	Pin Data Status Register	PIO_PDSR	Read-only	(3)
0x0040	Interrupt Enable Register	PIO_IER	Write-only	_
0x0044	Interrupt Disable Register	PIO_IDR	Write-only	_
0x0048	Interrupt Mask Register	PIO_IMR	Read-only	0x00000000
0x004C	Interrupt Status Register <sup>(4)</sup>	PIO_ISR	Read-only	0x00000000
0x0050	Multi-driver Enable Register	PIO_MDER	Write-only	_
0x0054	Multi-driver Disable Register	PIO_MDDR	Write-only	_
0x0058	Multi-driver Status Register	PIO_MDSR	Read-only	0x00000000
0x005C	Reserved			
0x0060	Pull-up Disable Register	PIO_PUDR	Write-only	_
0x0064	Pull-up Enable Register	PIO_PUER	Write-only	_
0x0068	Pad Pull-up Status Register	PIO_PUSR	Read-only	0x00000000
0x006C	Reserved			
0x0070	Peripheral A Select Register <sup>(5)</sup>	PIO_ASR	Write-only	_
0x0074	Peripheral B Select Register <sup>(5)</sup>	PIO_BSR	Write-only	_
0x0078	AB Status Register <sup>(5)</sup>	PIO_ABSR	Read-only	0x00000000

Table 29-2. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x007C-0x009C	Reserved			
0x00A0	Output Write Enable	PIO_OWER	Write-only	_
0x00A4	Output Write Disable	PIO_OWDR	Write-only	_
0x00A8	Output Write Status Register	PIO_OWSR	Read-only	0x00000000
0x00AC	Reserved			
0x00C0	I/O Delay Register	PIO_DELAY0R	Read/Write	0x00000000
0x00C4	I/O Delay Register	PIO_DELAY1R	Read/Write	0x00000000
0x00C8	I/O Delay Register	PIO_DELAY2R	Read/Write	0x00000000
0x00CC	I/O Delay Register	PIO_DELAY3R	Read/Write	0x00000000
0x00C4-0x00E0	Reserved			
0x00E4	Write Protect Mode Register	PIO_WPMR	Read/Write	0x00000000
0x00E8	Write Protect Status Register	PIO_WPSR	Read-only	0x00000000
0x00F0-0x00F8	Reserved			

Notes:

- 1. Reset value of PIO\_PSR depends on the product implementation.
- 2. PIO\_ODSR is Read-only or Read/Write depending on PIO\_OWSR I/O lines.
- 3. Reset value of PIO\_PDSR depends on the level of the I/O lines. Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO\_PDSR reads the levels present on the I/O line at the time the clock was disabled.
- 4. PIO\_ISR is reset at 0x0. However, the first read of the register may read a different value as input changes may have occurred.
- 5. Only this set of registers clears the status by writing 1 in the first register and sets the status by writing 1 in the second register.



# 29.6.1 PIO Enable Register

Name: PIO\_PER

Address: 0xFFFFF200 (PIOA), 0xFFFFF400 (PIOB), 0xFFFFF600 (PIOC), 0xFFFFF800 (PIOD),

0xFFFFFA00 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

# • P0-P31: PIO Enable

0: No effect.

<sup>1:</sup> Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

# 29.6.2 PIO Disable Register

Name: PIO\_PDR

Address: 0xFFFFF204 (PIOA), 0xFFFFF404 (PIOB), 0xFFFFF604 (PIOC), 0xFFFFF804 (PIOD),

0xFFFFFA04 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

# • P0-P31: PIO Disable

0: No effect.



<sup>1:</sup> Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin).

# 29.6.3 PIO Status Register

Name: PIO\_PSR

Address: 0xFFFFF208 (PIOA), 0xFFFFF408 (PIOB), 0xFFFFF608 (PIOC), 0xFFFFF808 (PIOD),

0xFFFFFA08 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

# • P0-P31: PIO Status

0: PIO is inactive on the corresponding I/O line (peripheral is active).

1: PIO is active on the corresponding I/O line (peripheral is inactive).

# 29.6.4 PIO Output Enable Register

Name: PIO\_OER

Address: 0xFFFFF210 (PIOA), 0xFFFFF410 (PIOB), 0xFFFFF610 (PIOC), 0xFFFFF810 (PIOD),

0xFFFFFA10 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Enable



<sup>1:</sup> Enables the output on the I/O line.

# 29.6.5 PIO Output Disable Register

Name: PIO\_ODR

Address: 0xFFFFF214 (PIOA), 0xFFFFF414 (PIOB), 0xFFFFF614 (PIOC), 0xFFFFF814 (PIOD),

0xFFFFFA14 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Disable

<sup>1:</sup> Disables the output on the I/O line.

# 29.6.6 PIO Output Status Register

Name: PIO\_OSR

Address: 0xFFFFF218 (PIOA), 0xFFFFF418 (PIOB), 0xFFFFF618 (PIOC), 0xFFFFF818 (PIOD),

0xFFFFFA18 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Status

0: The I/O line is a pure input.

1: The I/O line is enabled in output.



# 29.6.7 PIO Input Filter Enable Register

Name: PIO\_IFER

Address: 0xFFFFF220 (PIOA), 0xFFFFF420 (PIOB), 0xFFFFF620 (PIOC), 0xFFFFF820 (PIOD),

0xFFFFFA20 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Filter Enable

<sup>1:</sup> Enables the input glitch filter on the I/O line.

# 29.6.8 PIO Input Filter Disable Register

Name: PIO\_IFDR

Address: 0xFFFFF224 (PIOA), 0xFFFFF424 (PIOB), 0xFFFFF624 (PIOC), 0xFFFFF824 (PIOD),

0xFFFFFA24 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Filter Disable

0: No effect.

1: Disables the input glitch filter on the I/O line.



### 29.6.9 PIO Input Filter Status Register

Name: PIO\_IFSR

Address: 0xFFFFF228 (PIOA), 0xFFFFF428 (PIOB), 0xFFFFF628 (PIOC), 0xFFFFF828 (PIOD),

0xFFFFFA28 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Filer Status

0: The input glitch filter is disabled on the I/O line.

1: The input glitch filter is enabled on the I/O line.

# 29.6.10 PIO Set Output Data Register

Name: PIO\_SODR

Address: 0xFFFFF230 (PIOA), 0xFFFFF430 (PIOB), 0xFFFFF630 (PIOC), 0xFFFFF830 (PIOD),

0xFFFFFA30 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Set Output Data



<sup>1:</sup> Sets the data to be driven on the I/O line.

# 29.6.11 PIO Clear Output Data Register

Name: PIO\_CODR

Address: 0xFFFFF234 (PIOA), 0xFFFFF434 (PIOB), 0xFFFFF634 (PIOC), 0xFFFFF834 (PIOD),

0xFFFFFA34 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Clear Output Data

<sup>1:</sup> Clears the data to be driven on the I/O line.

### 29.6.12 PIO Output Data Status Register

Name: PIO\_ODSR

Address: 0xFFFFF238 (PIOA), 0xFFFFF438 (PIOB), 0xFFFFF638 (PIOC), 0xFFFFF838 (PIOD),

0xFFFFFA38 (PIOE)

Access: Read-only or Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Data Status

0: The data to be driven on the I/O line is 0.

1: The data to be driven on the I/O line is 1.



### 29.6.13 PIO Pin Data Status Register

Name: PIO\_PDSR

Address: 0xFFFFF23C (PIOA), 0xFFFFF43C (PIOB), 0xFFFFF63C (PIOC), 0xFFFFF83C (PIOD),

0xFFFFFA3C (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Data Status

0: The I/O line is at level 0.

1: The I/O line is at level 1.

478

# 29.6.14 PIO Interrupt Enable Register

Name: PIO\_IER

Address: 0xFFFFF240 (PIOA), 0xFFFFF440 (PIOB), 0xFFFFF640 (PIOC), 0xFFFFF840 (PIOD),

0xFFFFFA40 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Change Interrupt Enable



<sup>1:</sup> Enables the Input Change Interrupt on the I/O line.

# 29.6.15 PIO Interrupt Disable Register

Name: PIO\_IDR

Address: 0xFFFFF244 (PIOA), 0xFFFFF444 (PIOB), 0xFFFFF644 (PIOC), 0xFFFFF844 (PIOD),

0xFFFFFA44 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Change Interrupt Disable

<sup>1:</sup> Disables the Input Change Interrupt on the I/O line.

### 29.6.16 PIO Interrupt Mask Register

Name: PIO\_IMR

Address: 0xFFFFF248 (PIOA), 0xFFFFF448 (PIOB), 0xFFFFF648 (PIOC), 0xFFFFF848 (PIOD),

0xFFFFFA48 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Input Change Interrupt Mask

0: Input Change Interrupt is disabled on the I/O line.

1: Input Change Interrupt is enabled on the I/O line.



### 29.6.17 PIO Interrupt Status Register

Name: PIO\_ISR

Address: 0xFFFFF24C (PIOA), 0xFFFFF44C (PIOB), 0xFFFFF64C (PIOC), 0xFFFFF84C (PIOD),

0xFFFFFA4C (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

#### • P0-P31: Input Change Interrupt Status

0: No Input Change has been detected on the I/O line since PIO\_ISR was last read or since reset.

1: At least one Input Change has been detected on the I/O line since PIO\_ISR was last read or since reset.

# 29.6.18 PIO Multi-driver Enable Register

Name: PIO\_MDER

Address: 0xFFFFF250 (PIOA), 0xFFFFF450 (PIOB), 0xFFFFF650 (PIOC), 0xFFFFF850 (PIOD),

0xFFFFFA50 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

#### • P0-P31: Multi Drive Enable



<sup>1:</sup> Enables Multi Drive on the I/O line.

# 29.6.19 PIO Multi-driver Disable Register

Name: PIO\_MDDR

Address: 0xFFFFF254 (PIOA), 0xFFFFF454 (PIOB), 0xFFFFF654 (PIOC), 0xFFFFF854 (PIOD),

0xFFFFFA54 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

#### • P0-P31: Multi Drive Disable

<sup>1:</sup> Disables Multi Drive on the I/O line.

### 29.6.20 PIO Multi-driver Status Register

Name: PIO\_MDSR

Address: 0xFFFFF258 (PIOA), 0xFFFFF458 (PIOB), 0xFFFFF658 (PIOC), 0xFFFFF858 (PIOD),

0xFFFFFA58 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

#### • P0-P31: Multi Drive Status

0: The Multi Drive is disabled on the I/O line. The pin is driven at high and low level.

1: The Multi Drive is enabled on the I/O line. The pin is driven at low level only.



# 29.6.21 PIO Pull Up Disable Register

Name: PIO\_PUDR

Address: 0xFFFFF260 (PIOA), 0xFFFFF460 (PIOB), 0xFFFFF660 (PIOC), 0xFFFFF860 (PIOD),

0xFFFFFA60 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Pull Up Disable

<sup>1:</sup> Disables the pull up resistor on the I/O line.

# 29.6.22 PIO Pull Up Enable Register

Name: PIO\_PUER

Address: 0xFFFFF264 (PIOA), 0xFFFFF464 (PIOB), 0xFFFFF664 (PIOC), 0xFFFFF864 (PIOD),

0xFFFFFA64 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Pull Up Enable



<sup>1:</sup> Enables the pull up resistor on the I/O line.

# 29.6.23 PIO Pull Up Status Register

Name: PIO\_PUSR

Address: 0xFFFFF268 (PIOA), 0xFFFFF468 (PIOB), 0xFFFFF668 (PIOC), 0xFFFFF868 (PIOD),

0xFFFFFA68 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Pull Up Status

0: Pull Up resistor is enabled on the I/O line.

1: Pull Up resistor is disabled on the I/O line.

# 29.6.24 PIO Peripheral A Select Register

Name: PIO\_ASR

Address: 0xFFFFF270 (PIOA), 0xFFFFF470 (PIOB), 0xFFFFF670 (PIOC), 0xFFFFF870 (PIOD),

0xFFFFFA70 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Peripheral A Select



<sup>1:</sup> Assigns the I/O line to the Peripheral A function.

# 29.6.25 PIO Peripheral B Select Register

Name: PIO\_BSR

Address: 0xFFFFF274 (PIOA), 0xFFFFF474 (PIOB), 0xFFFFF674 (PIOC), 0xFFFFF874 (PIOD),

0xFFFFFA74 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Peripheral B Select

<sup>1:</sup> Assigns the I/O line to the peripheral B function.

# 29.6.26 PIO Peripheral A B Status Register

Name: PIO\_ABSR

Address: 0xFFFFF278 (PIOA), 0xFFFFF478 (PIOB), 0xFFFFF678 (PIOC), 0xFFFFF878 (PIOD),

0xFFFFFA78 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Peripheral A B Status

0: The I/O line is assigned to the Peripheral A.

1: The I/O line is assigned to the Peripheral B.



# 29.6.27 PIO Output Write Enable Register

Name: PIO\_OWER

Address: 0xFFFFF2A0 (PIOA), 0xFFFFF4A0 (PIOB), 0xFFFFF6A0 (PIOC), 0xFFFFF8A0 (PIOD),

0xFFFFFAA0 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Write Enable

<sup>1:</sup> Enables writing PIO\_ODSR for the I/O line.

# 29.6.28 PIO Output Write Disable Register

Name: PIO\_OWDR

Address: 0xFFFFF2A4 (PIOA), 0xFFFFF4A4 (PIOB), 0xFFFFF6A4 (PIOC), 0xFFFFF8A4 (PIOD),

0xFFFFFAA4 (PIOE)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

### • P0-P31: Output Write Disable



<sup>1:</sup> Disables writing PIO\_ODSR for the I/O line.

# 29.6.29 PIO Output Write Status Register

Name: PIO\_OWSR

Address: 0xFFFFF2A8 (PIOA), 0xFFFFF4A8 (PIOB), 0xFFFFF6A8 (PIOC), 0xFFFFF8A8 (PIOD),

0xFFFFFAA8 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

# • P0-P31: Output Write Status

0: Writing PIO\_ODSR does not affect the I/O line.

1: Writing PIO\_ODSR affects the I/O line.

### 29.6.30 PIO I/O Delay Register

Name: PIO\_DELAYxR [x=0..3]

Address: 0xFFFFF2C0 (PIOA), 0xFFFFF4C0 (PIOB), 0xFFFFF6C0 (PIOC), 0xFFFFF8C0 (PIOD),

0xFFFFFAC0 (PIOE)

Access: Read/Write

31	30	29	28	27	26	25	24
	Del	ay7			Del	ay6	
23	22	21	20	19	18	17	16
	Del	ay5			Del	ay4	
15	14	13	12	11	10	9	8
	Del	ay3			Del	ay2	
7	6	5	4	3	2	1	0
	Del	ay1		•	Del	ay0	

### • Delay x:

Gives the number of elements in the delay line associated to pad x.



#### 29.6.31 PIO Write Protect Mode Register

Name: PIO\_WPMR

Address: 0xFFFFF2E4 (PIOA), 0xFFFFF4E4 (PIOB), 0xFFFFF6E4 (PIOC), 0xFFFFF8E4 (PIOD),

0xFFFFFAE4 (PIOE)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
	_	_	_	_	_	_	WPEN

#### • WPEN: Write Protect Enable

0: Disables the Write Protect if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

1: Enables the Write Protect if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

Protects the registers listed below:

- "PIO Enable Register" on page 466
- "PIO Disable Register" on page 467
- "PIO Output Enable Register" on page 469
- "PIO Output Disable Register" on page 470
- "PIO Input Filter Enable Register" on page 472
- "PIO Input Filter Disable Register" on page 473
- "PIO Set Output Data Register" on page 475
- "PIO Clear Output Data Register" on page 476
- "PIO Multi-driver Enable Register" on page 483
- "PIO Multi-driver Disable Register" on page 484
- "PIO Pull Up Disable Register" on page 486
- "PIO Pull Up Enable Register" on page 487
- "PIO Peripheral A Select Register" on page 489
- "PIO Peripheral B Select Register" on page 490
- "PIO Output Write Enable Register" on page 492
- "PIO Output Write Disable Register" on page 493

#### WPKEY: Write Protect Key

Should be written at value 0x534D43 ("SMC" in ASCII). Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



### 29.6.32 PIO Write Protect Status Register

Name: PIO\_WPSR

Address: 0xFFFFF2E8 (PIOA), 0xFFFFF4E8 (PIOB), 0xFFFFF6E8 (PIOC), 0xFFFFF8E8 (PIOD),

0xFFFFFAE8 (PIOE)

Access: Read-only

31	30	29	28	27	26	25	24
_	_		_		_		_
23	22	21	20	19	18	17	16
			WPV	'SRC			
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	_	_	_	_	_		WPVS

#### • WPVS: Write Protect Enable

0: No Write Protect Violation has occurred since the last read of the PIO\_WPSR.

1: A Write Protect Violation occurred since the last read of the PIO\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

#### • WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

Note: Reading PIO\_WPSR automatically clears all fields.



# 30. Two-wire Interface (TWI)

#### 30.1 Description

The Atmel Two-wire Interface (TWI) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus Serial EEPROM and I<sup>2</sup>C compatible device such as Real-tme Clock (RTC), Dot Matrix/Graphic LCD Controllers and Temperature Sensor, to name but a few. The TWI is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported.

Arbitration of the bus is performed internally and puts the TWI in slave mode automatically if the bus arbitration is lost.

A configurable baud rate generator permits the output data rate to be adapted to a wide range of core clock frequencies.

Below, Table 30-1 lists the compatibility level of the Atmel Two-wire Interface in Master Mode and a full I<sup>2</sup>C compatible device.

Table 30-1. Atmel TWI compatibility with I<sup>2</sup>C Standard

I <sup>2</sup> C Standard	Atmel TWI
Standard Mode Speed (100 kHz)	Supported
Fast Mode Speed (400 kHz)	Supported
7 or 10 bits Slave Addressing	Supported
START BYTE <sup>(1)</sup>	Not Supported
Repeated Start (Sr) Condition	Supported
ACK and NACK Management	Supported
Slope control and input filtering (Fast mode)	Not Supported
Clock stretching	Supported
Multi Master Capability	Supported

Note: 1. START + b000000001 + Ack + Sr

#### 30.2 Embedded Characteristics

- Compatibility with standard two-wire serial memory
- One, two or three bytes for slave address
- Sequential read/write operations
- Supports either master or slave modes
- Compatible with Standard Two-wire Serial Memories
- Master, Multi-master and Slave Mode Operation
- Bit Rate: Up to 400 Kbits
- General Call Supported in Slave mode


### 30.3 List of Abbreviations

Table 30-2. Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
Α	Acknowledge
NA	Non Acknowledge
Р	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

# 30.4 Block Diagram


Figure 30-1. Block Diagram





## 30.5 Application Block Diagram

Figure 30-2. Application Block Diagram



Rp: Pull up value as given by the I2C Standard

#### 30.5.1 I/O Lines Description

Table 30-3. I/O Lines Description

Pin Name	Pin Description	Туре
TWD	Two-wire Serial Data	Input/Output
TWCK	Two-wire Serial Clock	Input/Output

## 30.6 Product Dependencies

#### 30.6.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor (see Figure 30-2). When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWI, the programmer must perform the following step:

Program the PIO controller to dedicate TWD and TWCK as peripheral lines.

The user must not program TWD and TWCK as open-drain. It is already done by the hardware.

Table 30-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TWIO	TWCK0	PA21	А
TWIO	TWD0	PA20	А
TWI1	TWCK1	PB11	А
TWI1	TWD1	PB10	Α

#### 30.6.2 Power Management

Enable the peripheral clock.

The TWI interface may be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the TWI clock.



#### 30.6.3 Interrupt

The TWI interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). In order to handle interrupts, the AIC must be programmed before configuring the TWI.

Table 30-5. Peripheral IDs

Instance	ID
TWI0	12
TWI1	13

### 30.7 Functional Description

#### 30.7.1 Transfer Format

The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited (see Figure 30-4).

Each transfer begins with a START condition and terminates with a STOP condition (see Figure 30-3).

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines a STOP condition.

Figure 30-3. START and STOP Conditions





Figure 30-4. Transfer Format



#### 30.7.2 Modes of Operation

The TWI has six modes of operations:

- Master transmitter mode
- Master receiver mode
- Multi-master transmitter mode
- Multi-master receiver mode
- Slave transmitter mode
- Slave receiver mode

These modes are described in the following sections.




#### 30.7.3 Master Mode

#### 30.7.3.1 Definition

The Master is the device that starts a transfer, generates a clock and stops it.

#### 30.7.3.2 Application Block Diagram

Figure 30-5. Master Mode Typical Application Block Diagram



Rp: Pull up value as given by the I2C Standard

#### 30.7.3.3 Programming Master Mode

The following registers have to be programmed before entering Master mode:

- DADR (+ IADRSZ + IADR if a 10 bit device is addressed): The device address is used to access slave devices in read or write mode.
- 2. CKDIV + CHDIV + CLDIV: Clock Waveform.
- 3. SVDIS: Disable the slave mode.
- 4. MSEN: Enable the master mode.

#### 30.7.3.4 Master Transmitter Mode

After the master initiates a Start condition when writing into the Transmit Holding Register, TWI\_THR, it sends a 7-bit slave address, configured in the Master Mode register (DADR in TWI\_MMR), to notify the slave device. The bit following the slave address indicates the transfer direction, 0 in this case (MREAD = 0 in TWI\_MMR).

The TWI transfers require the slave to acknowledge each received byte. During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the Not Acknowledge bit (NACK) in the status register if the slave does not acknowledge the byte. As with the other status bits, an interrupt can be generated if enabled in the interrupt enable register (TWI\_IER). If the slave acknowledges the byte, the data written in the TWI\_THR, is then shifted in the internal shifter and transferred. When an acknowledge is detected, the TXRDY bit is set until a new write in the TWI\_THR.

While no new data is written in the TWI\_THR, the Serial Clock Line is tied low. When new data is written in the TWI\_THR, the SCL is released and the data is sent. To generate a STOP event, the STOP command must be performed by writing in the STOP field of TWI\_CR.

After a Master Write transfer, the Serial Clock line is stretched (tied low) while no new data is written in the TWI\_THR or until a STOP command is performed.

See Figure 30-6, Figure 30-7, and Figure 30-8.



Figure 30-6. Master Write with One Data Byte




Figure 30-7. Master Write with Multiple Data Bytes





Figure 30-8. Master Write with One Byte Internal Address and Multiple Data Bytes





#### 30.7.3.5 Master Receiver Mode

The read sequence begins by setting the START bit. After the start condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction, 1 in this case (MREAD = 1 in TWI\_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the **NACK** bit in the status register if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data, after the stop condition. See Figure 30-9. When the RXRDY bit is set in the status register, a character has been received in the receive-holding register (TWI\_RHR). The RXRDY bit is reset when reading the TWI\_RHR.

When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See Figure 30-9. When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received. See Figure 30-10. For Internal Address usage see Section 30.7.3.6.

Figure 30-9. Master Read with One Data Byte





Figure 30-10. Master Read with Multiple Data Bytes



#### 30.7.3.6 Internal Address

The TWI interface can perform various transfer formats: Transfers with 7-bit slave address devices and 10-bit slave address devices.

#### 7-bit Slave Addressing

When Addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or write) accesses to reach one or more data bytes, within a memory page location in a serial memory, for example. When performing read operations with an internal address, the TWI performs a write operation to set the internal address into the slave device, and then switch to Master Receiver mode. Note that the second start condition (after sending the IADR) is sometimes called "repeated start" (Sr) in I<sup>2</sup>C fully-compatible devices. See Figure 30-12. See Figure 30-13 for Master Write operation with internal address.

The three internal address bytes are configurable through the Master Mode register (TWI\_MMR).

If the slave device supports only a 7-bit address, i.e. no internal address, IADRSZ must be set to 0.

In the figures below the following abbreviations are used:

S Start Sr Repeated Start Ρ Stop W Write R Read Α Acknowledge Ν Not Acknowledge **DADR Device Address IADR** Internal Address

Figure 30-11. Master Write with One, Two or Three Bytes Internal Address and One Data Byte





Figure 30-12. Master Read with One, Two or Three Bytes Internal Address and One Data Byte





#### 10-bit Slave Addressing


For a slave address higher than 7 bits, the user must configure the address size (IADRSZ) and set the other slave address bits in the internal address register (TWI\_IADR). The two remaining Internal address bytes, IADR[15:8] and IADR[23:16] can be used the same as in 7-bit Slave Addressing.

Example: Address a 10-bit device (10-bit device address is b1 b2 b3 b4 b5 b6 b7 b8 b9 b10)

- Program IADRSZ = 1,
- 2. Program DADR with 1 1 1 1 0 b1 b2 (b1 is the MSB of the 10-bit address, b2, etc.)
- Program TWI\_IADR with b3 b4 b5 b6 b7 b8 b9 b10 (b10 is the LSB of the 10-bit address)

Figure 30-13 below shows a byte write to an Atmel AT24LC512 EEPROM. This demonstrates the use of internal addresses to access the device.

Figure 30-13. Internal Address Usage




#### 30.7.3.7 SMBUS Quick Command (Master Mode Only)

The TWI interface can perform a Quick Command:

- 1. Configure the master mode (DADR, CKDIV, etc.).
- 2. Write the MREAD bit in the TWI\_MMR at the value of the one-bit command to be sent.
- 3. Start the transfer by setting the QUICK bit in the TWI\_CR.

Figure 30-14. SMBUS Quick Command



#### 30.7.3.8 Read/Write Flowcharts

The flowcharts in the following figures provide examples for read and write operations. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the interrupt enable register (TWI\_IER) be configured first.

Figure 30-15. TWI Write Operation with Single Data Byte without Internal Address






Figure 30-16. TWI Write Operation with Single Data Byte and Internal Address




Figure 30-17. TWI Write Operation with Multiple Data Bytes with or without Internal Address






Figure 30-18. TWI Read Operation with Single Data Byte without Internal Address




Figure 30-19. TWI Read Operation with Single Data Byte and Internal Address







Figure 30-20. TWI Read Operation with Multiple Data Bytes with or without Internal Address



#### 30.7.4 Multi- master Mode

#### 30.7.4.1 Definition

More than one master may handle the bus at the same time without data corruption by using arbitration.

Arbitration starts as soon as two or more masters place information on the bus at the same time, and stops (arbitration is lost) for the master that intends to send a logical one while the other master sends a logical zero.

As soon as arbitration is lost by a master, it stops sending data and listens to the bus in order to detect a stop. When the stop is detected, the master who has lost arbitration may put its data on the bus by respecting arbitration.

Arbitration is illustrated in Figure 30-22 on page 514.

#### 30.7.4.2 Different Multi-master Modes

Two multi-master modes may be distinguished:

- 1. TWI is considered as a Master only and will never be addressed.
- 2. TWI may be either a Master or a Slave and may be addressed.

Note: In both Multi-master modes arbitration is supported.

#### TWI as Master Only

In this mode, TWI is considered as a Master only (MSEN is always at one) and must be driven like a Master with the ARBLST (ARBitration Lost) flag in addition.

If arbitration is lost (ARBLST = 1), the programmer must reinitiate the data transfer.

If the user starts a transfer (ex.: DADR + START + W + Write in THR) and if the bus is busy, the TWI automatically waits for a STOP condition on the bus to initiate the transfer (see Figure 30-21 on page 514).

Note: The state of the bus (busy or free) is not indicated in the user interface.

#### TWI as Master or Slave

The automatic reversal from Master to Slave is not supported in case of a lost arbitration.

Then, in the case where TWI may be either a Master or a Slave, the programmer must manage the pseudo Multimaster mode described in the steps below.

- 1. Program TWI in Slave mode (SADR + MSDIS + SVEN) and perform Slave Access (if TWI is addressed).
- 2. If TWI has to be set in Master mode, wait until TXCOMP flag is at 1.
- 3. Program Master mode (DADR + SVDIS + MSEN) and start the transfer (ex: START + Write in THR).
- 4. As soon as the Master mode is enabled, TWI scans the bus in order to detect if it is busy or free. When the bus is considered as free, TWI initiates the transfer.
- 5. As soon as the transfer is initiated and until a STOP condition is sent, the arbitration becomes relevant and the user must monitor the ARBLST flag.
- 6. If the arbitration is lost (ARBLST is set to 1), the user must program the TWI in Slave mode in the case where the Master that won the arbitration wanted to access the TWI.
- 7. If TWI has to be set in Slave mode, wait until TXCOMP flag is at 1 and then program the Slave mode.

Note: In the case where the arbitration is lost and TWI is addressed, TWI will not acknowledge even if it is programmed in Slave mode as soon as ARBLST is set to 1. Then, the Master must repeat SADR.



Figure 30-21. Programmer Sends Data While the Bus is Busy






Figure 30-22. Arbitration Cases



The flowchart shown in Figure 30-23 on page 515 gives an example of read and write operations in Multi-master mode.

Figure 30-23. Multi-master Flowchart





#### 30.7.5 Slave Mode


#### 30.7.5.1 Definition

The Slave Mode is defined as a mode where the device receives the clock and the address from another device called the master.

In this mode, the device never initiates and never completes the transmission (START, REPEATED\_START and STOP conditions are always provided by the master).

#### 30.7.5.2 Application Block Diagram

Figure 30-24. Slave Mode Typical Application Block Diagram



#### 30.7.5.3 Programming Slave Mode

The following fields must be programmed before entering Slave mode:

- SADR (TWI\_SMR): The slave device address is used in order to be accessed by master devices in read or write mode.
- 2. MSDIS (TWI\_CR): Disable the master mode.
- 3. SVEN (TWI\_CR): Enable the slave mode.

As the device receives the clock, values written in TWI CWGR are not taken into account.

## 30.7.5.4 Receiving Data

After a Start or Repeated Start condition is detected and if the address sent by the Master matches with the Slave address programmed in the SADR (Slave ADdress) field, SVACC (Slave ACCess) flag is set and SVREAD (Slave READ) indicates the direction of the transfer.

SVACC remains high until a STOP condition or a repeated START is detected. When such a condition is detected, EOSACC (End Of Slave ACCess) flag is set.

## **Read Sequence**

In the case of a Read sequence (SVREAD is high), TWI transfers data written in the TWI\_THR (TWI Transmit Holding Register) until a STOP condition or a REPEATED\_START + an address different from SADR is detected. Note that at the end of the read sequence TXCOMP (Transmission Complete) flag is set and SVACC reset.

As soon as data is written in the TWI\_THR, TXRDY (Transmit Holding Register Ready) flag is reset, and it is set when the shift register is empty and the sent data acknowledged or not. If the data is not acknowledged, the NACK flag is set.

Note that a STOP or a repeated START always follows a NACK.

See Figure 30-25 on page 517.



#### **Write Sequence**

In the case of a Write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWI RHR (TWI Receive Holding Register). RXRDY is reset when reading the TWI RHR.

TWI continues receiving data until a STOP condition or a REPEATED START + an address different from SADR is detected. Note that at the end of the write sequence TXCOMP flag is set and SVACC reset.

See Figure 30-26 on page 518.

#### **Clock Synchronization Sequence**

In the case where TWI\_THR or TWI\_RHR is not written/read in time, TWI performs a clock synchronization.

Clock stretching information is given by the SCLWS (Clock Wait state) bit.

See Figure 30-28 on page 519 and Figure 30-29 on page 520.

#### **General Call**

In the case where a GENERAL CALL is performed, GACC (General Call ACCess) flag is set.

After GACC is set, it is up to the programmer to interpret the meaning of the GENERAL CALL and to decode the new address programming sequence.

See Figure 30-27 on page 518.

#### 30.7.5.5 Data Transfer

#### **Read Operation**

The read mode is defined as a data requirement from the master.


After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, TWI continues sending data loaded in the TWI\_THR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 30-25 describes the write operation.

Figure 30-25. Read Access Ordered by a MASTER



- Notes: 1. When SVACC is low, the state of SVREAD becomes irrelevant.
  - 2. TXRDY is reset when data has been transmitted from TWI\_THR to the shift register and set when this data has been acknowledged or non acknowledged.



#### **Write Operation**

The write mode is defined as a data transmission from the master.


After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).

Until a STOP or REPEATED START condition is detected, TWI stores the received data in the TWI\_RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 30-26 describes the Write operation.

Figure 30-26. Write Access Ordered by a Master



Notes:

- 1. When SVACC is low, the state of SVREAD becomes irrelevant.
- 2. RXRDY is set when data has been transmitted from the shift register to the TWI\_RHR and reset when this data is read.

#### **General Call**

The general call is performed in order to change the address of the slave.


If a GENERAL CALL is detected, GACC is set.

After the detection of General Call, it is up to the programmer to decode the commands which come afterwards.

In case of a WRITE command, the programmer has to decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 30-27 describes the General Call access.

Figure 30-27. Master Performs a General Call



Note: This method allows the user to create an own programming sequence by choosing the programming bytes and the number of them. The programming sequence has to be provided to the master.

### **Clock Synchronization**

In both read and write modes, it may happen that TWI\_THR/TWI\_RHR buffer is not filled /emptied before the emission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching mechanism is implemented.




## **Clock Synchronization in Read Mode**

The clock is tied low if the shift register is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the shift register is loaded.

Figure 30-28 describes the clock synchronization in Read mode.

Figure 30-28. Clock Synchronization in Read Mode



Notes:

- 1. TXRDY is reset when data has been written in the TWI\_THR to the shift register and set when this data has been acknowledged or non acknowledged.
- 2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED\_START + an address different from SADR.
- 3. SCLWS is automatically set when the clock synchronization mechanism is started.


### **Clock Synchronization in Write Mode**

The clock is tied low if the shift register and the TWI\_RHR is full. If a STOP or REPEATED\_START condition was not detected, it is tied low until TWI\_RHR is read.

Figure 30-29 describes the clock synchronization in Read mode.



Figure 30-29. Clock Synchronization in Write Mode



Notes:

- 1. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED\_START + an address different from SADR.
- SCLWS is automatically set when the clock synchronization mechanism is started and automatically reset when the mechanism is finished.


## **Reversal after a Repeated Start**

#### **Reversal of Read to Write**

The master initiates the communication by a read command and finishes it by a write command.

Figure 30-30 describes the repeated start + reversal from Read to Write mode.

Figure 30-30. Repeated Start + Reversal from Read to Write Mode




Note: 1. 1. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

## **Reversal of Write to Read**

The master initiates the communication by a write command and finishes it by a read command. Figure 30-31 describes the repeated start + reversal from Write to Read mode.

Figure 30-31. Repeated Start + Reversal from Write to Read Mode




- 1. In this case, if TWI\_THR has not been written at the end of the read command, the clock is automatically stretched before Notes: the ACK.
  - 2. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

#### 30.7.5.6 Read Write Flowcharts

The flowchart shown in Figure 30-32 gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the interrupt enable register (TWI\_IER) be configured first.



Figure 30-32. Read Write Flowchart in Slave Mode



# 30.8 Two-wire Interface (TWI) User Interface

Table 30-6. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TWI_CR	Write-only	_
0x04	Master Mode Register	TWI_MMR	Read/Write	0x00000000
0x08	Slave Mode Register	TWI_SMR	Read/Write	0x00000000
0x0C	Internal Address Register	TWI_IADR	Read/Write	0x00000000
0x10	Clock Waveform Generator Register	TWI_CWGR	Read/Write	0x00000000
0x20	Status Register	TWI_SR	Read-only	0x0000F009
0x24	Interrupt Enable Register	TWI_IER	Write-only	_
0x28	Interrupt Disable Register	TWI_IDR	Write-only	_
0x2C	Interrupt Mask Register	TWI_IMR	Read-only	0x00000000
0x30	Receive Holding Register	TWI_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWI_THR	Write-only	_
0x38-0xFC	Reserved	_	_	_



## 30.8.1 TWI Control Register

Name: TWI\_CR

**Address:** 0xFFF84000 (0), 0xFFF88000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	-	_
15	14	13	12	11	10	9	8
_	_	_	1	1	_	ı	_
7	6	5	4	3	2	1	0
SWRST	QUICK	SVDIS	SVEN	MSDIS	MSEN	STOP	START

#### START: Send a START Condition

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the mode register.

This action is necessary when the TWI peripheral wants to read data from a slave. When configured in Master Mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWI\_THR).

#### STOP: Send a STOP Condition

0: No effect.

1: STOP Condition is sent just after completing the current byte transmission in master read mode.

- In single data byte master read, the START and STOP must both be set.
- In multiple data bytes master read, the STOP must be set after the last data received but one.
- In master read mode, if a NACK bit is received, the STOP is automatically performed.
- In master data write operation, a STOP condition will be sent after the transmission of the current data is finished.

#### MSEN: TWI Master Mode Enabled

0: No effect.

1: If MSDIS = 0, the master mode is enabled.

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

#### • MSDIS: TWI Master Mode Disabled

0: No effect.

1: The master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.

### • SVEN: TWI Slave Mode Enabled

0: No effect.

1: If SVDIS = 0, the slave mode is enabled.

Note: Switching from Master to Slave mode is only permitted when TXCOMP = 1.

## • SVDIS: TWI Slave Mode Disabled

0: No effect.

1: The slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling.

## • QUICK: SMBUS Quick Command

0: No effect.

1: If Master mode is enabled, a SMBUS Quick Command is sent.

## • SWRST: Software Reset

0: No effect.

1: Equivalent to a system reset.



# 30.8.2 TWI Master Mode Register

Name: TWI\_MMR

**Address:** 0xFFF84004 (0), 0xFFF88004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_	_	_	_	_		
23	22	21	20	19	18	17	16		
_		DADR							
15	14	13	12	11	10	9	8		
_	_	_	MREAD	_	_	IAD	RSZ		
7	6	5	4	3	2	1	0		
_	_	_	_	_	_	_	_		

## • IADRSZ: Internal Device Address Size

IADRS	SZ[9:8]	Description		
0 0 No internal device address				
0	1 One-byte internal device address			
1	0	Two-byte internal device address		
1	1	Three-byte internal device address		

# • MREAD: Master Read Direction

0: Master write direction.

1: Master read direction.

## • DADR: Device Address

The device address is used to access slave devices in read or write mode. Those bits are only used in Master mode.

# 30.8.3 TWI Slave Mode Register

Name: TWI\_SMR

**Address:** 0xFFF84008 (0), 0xFFF88008 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_				SADR			
15	14	13	12	11	10	9	8
_	_	_	1	1	-		
7	6	5	4	3	2	1	0
_	_	_	1	1	_	-	_

## • SADR: Slave Address

The slave device address is used in Slave mode in order to be accessed by master devices in read or write mode.

SADR must be programmed before enabling the Slave mode or after a general call. Writes at other times have no effect.



# 30.8.4 TWI Internal Address Register

Name: TWI\_IADR

**Address:** 0xFFF8400C (0), 0xFFF8800C (1)

Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	-	-	_	_	ı	_			
23	22	21	20	19	18	17	16			
	IADR									
15	14	13	12	11	10	9	8			
			IAI	DR						
7	6	5	4	3	2	1	0			
	_		IAI	DR	_					

## • IADR: Internal Address

0, 1, 2 or 3 bytes depending on IADRSZ.

# 30.8.5 TWI Clock Waveform Generator Register

Name: TWI\_CWGR

**Address:** 0xFFF84010 (0), 0xFFF88010 (1)

Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	-	_			
23	22	21	20	19	18	17	16			
					CKDIV					
15	14	13	12	11	10	9	8			
			СН	DIV						
7	6	5	4	3	2	1	0			
	CLDIV									

TWI\_CWGR is only used in Master mode.

## • CLDIV: Clock Low Divider

The SCL low period is defined as follows:

$$t_{low} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$$

# • CHDIV: Clock High Divider

The SCL high period is defined as follows:

$$t_{high} = ((\text{CHDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$$

## • CKDIV: Clock Divider

The CKDIV is used to increase both SCL high and low periods.

## 30.8.6 TWI Status Register

Name: TWI\_SR

**Address:** 0xFFF84020 (0), 0xFFF88020 (1)

Access: Read-only

	-						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
	•	-	-	-	-	-	-
15	14	13	12	11	10	9	8
				EOSACC	SCLWS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	SVREAD	TXRDY	RXRDY	TXCOMP

### • TXCOMP: Transmission Completed (automatically set / reset)

## TXCOMP used in Master mode:

0: During the length of the current frame.

1: When both holding and shifter registers are empty and STOP condition has been sent.

TXCOMP behavior in Master mode can be seen in Figure 30-8 on page 503 and in Figure 30-10 on page 504.

#### TXCOMP used in Slave mode:

0: As soon as a Start is detected.

1: After a Stop or a Repeated Start + an address different from SADR is detected.

TXCOMP behavior in Slave mode can be seen in Figure 30-28 on page 519, Figure 30-29 on page 520, Figure 30-30 on page 520 and Figure 30-31 on page 521.

## • RXRDY: Receive Holding Register Ready (automatically set / reset)

0: No character has been received since the last TWI\_RHR read operation.

1: A byte has been received in the TWI\_RHR since the last read.

RXRDY behavior in Master mode can be seen in Figure 30-10 on page 504.

RXRDY behavior in Slave mode can be seen in Figure 30-26 on page 518, Figure 30-29 on page 520, Figure 30-30 on page 520 and Figure 30-31 on page 521.

#### TXRDY: Transmit Holding Register Ready (automatically set / reset)

#### TXRDY used in Master mode:

0: The transmit holding register has not been transferred into shift register. Set to 0 when writing into TWI THR.

1: As soon as a data byte is transferred from TWI\_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enable TWI).

TXRDY behavior in Master mode can be seen in Figure 30-8 on page 503.

## TXRDY used in Slave mode:

0: As soon as data is written in the TWI\_THR, until this data has been transmitted and acknowledged (ACK or NACK).

1: It indicates that the TWI\_THR is empty and that data has been transmitted and acknowledged.



If TXRDY is high and if a NACK has been detected, the transmission will be stopped. Thus when TRDY = NACK = 1, the programmer must not fill TWI\_THR to avoid losing it.

TXRDY behavior in Slave mode can be seen in Figure 30-25 on page 517, Figure 30-28 on page 519, Figure 30-30 on page 520 and Figure 30-31 on page 521.

### SVREAD: Slave Read (automatically set / reset)

This bit is only used in Slave mode. When SVACC is low (no Slave access has been detected) SVREAD is irrelevant.

- 0: Indicates that a write access is performed by a Master.
- 1: Indicates that a read access is performed by a Master.

SVREAD behavior can be seen in Figure 30-25 on page 517, Figure 30-26 on page 518, Figure 30-30 on page 520 and Figure 30-31 on page 521.

### SVACC: Slave Access (automatically set / reset)

This bit is only used in Slave mode.

- 0: TWI is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected.
- 1: Indicates that the address decoding sequence has matched (A Master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected.

SVACC behavior can be seen in Figure 30-25 on page 517, Figure 30-26 on page 518, Figure 30-30 on page 520 and Figure 30-31 on page 521.

## GACC: General Call Access (clear on read)

This bit is only used in Slave mode.

- 0: No General Call has been detected.
- 1: A General Call has been detected. After the detection of General Call, if need be, the programmer may acknowledge this access and decode the following bytes and respond according to the value of the bytes.

GACC behavior can be seen in Figure 30-27 on page 518.

#### OVRE: Overrun Error (clear on read)

This bit is only used in Master mode.

- 0: TWI RHR has not been loaded while RXRDY was set
- 1: TWI\_RHR has been loaded while RXRDY was set. Reset by read in TWI\_SR when TXCOMP is set.

## NACK: Not Acknowledged (clear on read)

NACK used in Master mode:

- 0: Each data byte has been correctly received by the far-end side TWI slave component.
- 1: A data byte has not been acknowledged by the slave component. Set at the same time as TXCOMP.

#### NACK used in Slave Read mode:

- 0: Each data byte has been correctly received by the Master.
- 1: In read mode, a data byte has not been acknowledged by the Master. When NACK is set the programmer must not fill TWI THR even if TXRDY is set, because it means that the Master will stop the data transfer or re initiate it.

Note that in Slave Write mode all data are acknowledged by the TWI.



## ARBLST: Arbitration Lost (clear on read)

This bit is only used in Master mode.

0: Arbitration won.

1: Arbitration lost. Another master of the TWI bus has won the multi-master arbitration. TXCOMP is set at the same time.

## SCLWS: Clock Wait State (automatically set / reset)

This bit is only used in Slave mode.

0: The clock is not stretched.

1: The clock is stretched. TWI\_THR / TWI\_RHR buffer is not filled / emptied before the emission / reception of a new character.

SCLWS behavior can be seen in Figure 30-28 on page 519 and Figure 30-29 on page 520.

## • EOSACC: End Of Slave Access (clear on read)

This bit is only used in Slave mode.

0: A slave access is being performing.

1: The Slave Access is finished. End Of Slave Access is automatically set as soon as SVACC is reset.

EOSACC behavior can be seen in Figure 30-30 on page 520 and Figure 30-31 on page 521.



# 30.8.7 TWI Interrupt Enable Register

Name: TWI\_IER

Address: 0xFFF84024 (0), 0xFFF88024 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
				EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed Interrupt Enable

• RXRDY: Receive Holding Register Ready Interrupt Enable

• TXRDY: Transmit Holding Register Ready Interrupt Enable

• SVACC: Slave Access Interrupt Enable

• GACC: General Call Access Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

NACK: Not Acknowledge Interrupt Enable

ARBLST: Arbitration Lost Interrupt Enable

• SCL\_WS: Clock Wait State Interrupt Enable

• EOSACC: End Of Slave Access Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.



# 30.8.8 TWI Interrupt Disable Register

Name: TWI\_IDR

**Address:** 0xFFF84028 (0), 0xFFF88028 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
				EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed Interrupt Disable

• RXRDY: Receive Holding Register Ready Interrupt Disable

• TXRDY: Transmit Holding Register Ready Interrupt Disable

• SVACC: Slave Access Interrupt Disable

• GACC: General Call Access Interrupt Disable

OVRE: Overrun Error Interrupt Disable

NACK: Not Acknowledge Interrupt Disable

• ARBLST: Arbitration Lost Interrupt Disable

• SCL\_WS: Clock Wait State Interrupt Disable

• EOSACC: End Of Slave Access Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

# 30.8.9 TWI Interrupt Mask Register

Name: TWI\_IMR

**Address:** 0xFFF8402C (0), 0xFFF8802C (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	-	-	_
15	14	13	12	11	10	9	8
				EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	-	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed Interrupt Mask

• RXRDY: Receive Holding Register Ready Interrupt Mask

• TXRDY: Transmit Holding Register Ready Interrupt Mask

SVACC: Slave Access Interrupt Mask

• GACC: General Call Access Interrupt Mask

OVRE: Overrun Error Interrupt Mask

NACK: Not Acknowledge Interrupt Mask

ARBLST: Arbitration Lost Interrupt Mask

SCL\_WS: Clock Wait State Interrupt Mask

• EOSACC: End Of Slave Access Interrupt Mask

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.



# 30.8.10 TWI Receive Holding Register

Name: TWI\_RHR

**Address:** 0xFFF84030 (0), 0xFFF88030 (1)

Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	-	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
			RXI	DATA			

<sup>•</sup> RXDATA: Master or Slave Receive Holding Data

# 30.8.11 TWI Transmit Holding Register

Name: TWI\_THR

**Address:** 0xFFF84034 (0), 0xFFF88034 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	1	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	-	ı	_
7	6	5	4	3	2	1	0
TXDATA							

<sup>•</sup> TXDATA: Master or Slave Transmit Holding Data



# 31. Timer Counter (TC)

## 31.1 Description

The Timer Counter (TC) includes three identical 16-bit Timer Counter channels.

Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each channel has three external clock inputs, five internal clock inputs and two multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts.

The Timer Counter block has two global registers which act upon all three TC channels.

The Block Control Register allows the three channels to be started simultaneously with the same instruction.

The Block Mode Register defines the external clock inputs for each channel, allowing them to be chained.

Table 31-1 gives the assignment of the device Timer Counter clock inputs common to Timer Counter 0 to 2.

Table 31-1. Timer Counter Clock Assignment

Name	Definition
TIMER_CLOCK1	MCK/2
TIMER_CLOCK2	MCK/8
TIMER_CLOCK3	MCK/32
TIMER_CLOCK4	MCK/128
TIMER_CLOCK5 <sup>(1)</sup>	SLCK

Note: 1. When Slow Clock is selected for Master Clock (CSS = 0 in PMC Master CLock Register), TIMER\_CLOCK5 input is Master Clock, i.e., Slow CLock modified by PRES and MDIV fields.

# 31.2 Embedded Characteristics

- Three 16-bit Timer Counter Channels
- Wide range of functions including:
  - Frequency Measurement
  - Event Counting
  - Interval Measurement
  - Pulse Generation
  - Delay Timing
  - Pulse Width Modulation
  - Up/down Capabilities
- Each channel is user-configurable and contains:
  - Three external clock inputs
  - Five internal clock inputs
  - Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels



# 31.3 Block Diagram

Figure 31-1. Timer Counter Block Diagram




Table 31-2. Channel Signal Description

Signal Name	Description
XC0, XC1, XC2	External Clock Inputs
TIOA	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Output
TIOB	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Input/Output
INT	Interrupt Signal Output
SYNC	Synchronization Input Signal



## 31.4 Pin Name List

Table 31-3. TC Pin List

Pin Name	Description	Туре
TCLK0-TCLK2	External Clock Input	Input
TIOA0-TIOA2	I/O Line A	I/O
TIOB0-TIOB2	I/O Line B	I/O

# 31.5 Product Dependencies

#### 31.5.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the TC pins to their peripheral functions.

Table 31-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TC0	TCLK0	PD23	Α
TC0	TCLK1	PD29	А
TC0	TCLK2	PC10	В
TC0	TIOA0	PD20	Α
TC0	TIOA1	PD21	Α
TC0	TIOA2	PD22	Α
TC0	TIOB0	PD30	А
TC0	TIOB1	PD31	Α
TC0	TIOB2	PA26	В
TC1	TCLK3	PA0	В
TC1	TCLK4	PA3	В
TC1	TCLK5	PD9	В
TC1	TIOA3	PA1	В
TC1	TIOA4	PA4	В
TC1	TIOA5	PD7	В
TC1	TIOB3	PA2	В
TC1	TIOB4	PA5	В
TC1	TIOB5	PD8	В

#### 31.5.2 Power Management

The TC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the Timer Counter clock.

## 31.5.3 Interrupt

The TC has an interrupt line connected to the Interrupt Controller (IC). Handling the TC interrupt requires programming the IC before configuring the TC.



## 31.6 Functional Description

### 31.6.1 TC Description

The three channels of the Timer Counter are independent and identical in operation. The registers for channel programming are listed in Table 31-5 on page 553.

#### 31.6.2 16-bit Counter

Each channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value 0xFFFF and passes to 0x0000, an overflow occurs and the COVFS bit in TC\_SR (Status Register) is set.

The current value of the counter is accessible in real time by reading the Counter Value Register, TC\_CV. The counter can be reset by a trigger. In this case, the counter value passes to 0x0000 on the next valid edge of the selected clock.

#### 31.6.3 Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1 or TCLK2, or be connected to the internal I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC\_BMR (Block Mode). See Figure 31-2 "Clock Chaining Selection".

Each channel can independently select an internal or external clock source for its counter:

- Internal clock signals: TIMER\_CLOCK1, TIMER\_CLOCK2, TIMER\_CLOCK3, TIMER\_CLOCK4, TIMER\_CLOCK5
- External clock signals: XC0, XC1 or XC2

This selection is made by the TCCLKS bits in the TC Channel Mode Register.

The selected clock can be inverted with the CLKI bit in TC\_CMR. This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the Mode Register defines this signal (none, XC0, XC1, XC2). See Figure 31-3 "Clock Selection"

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the master clock period. The external clock frequency must be at least 2.5 times lower than the master clock



Figure 31-2. Clock Chaining Selection





Figure 31-3. Clock Selection




### 31.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped. See Figure 31-4.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the Control Register. In Capture Mode it can be disabled by an RB load event if LDBDIS is set to 1 in TC\_CMR. In Waveform Mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC\_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the Control Register can reenable the clock. When the clock is enabled, the CLKSTA bit is set in the Status Register.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in Capture Mode (LDBSTOP = 1 in TC\_CMR) or a RC compare event in Waveform Mode (CPCSTOP = 1 in TC\_CMR). The start and the stop commands have effect only if the clock is enabled.

Figure 31-4. Clock Control



### 31.6.5 TC Operating Modes

Each channel can independently operate in two different modes:

- Capture Mode provides measurement on signals.
- Waveform Mode provides wave generation.

The TC Operating Mode is programmed with the WAVE bit in the TC Channel Mode Register.

In Capture Mode, TIOA and TIOB are configured as inputs.

In Waveform Mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

## 31.6.6 Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

Regardless of the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value can be read differently from zero just after a trigger, especially when a low frequency signal is selected as the clock.



The following triggers are common to both modes:

- Software Trigger: Each channel has a software trigger, available by setting SWTRG in TC\_CCR.
- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as
  a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC\_BCR (Block
  Control) with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in TC CMR.

The channel can also be configured to have an external trigger. In Capture Mode, the external trigger signal can be selected between TIOA and TIOB. In Waveform Mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting ENETRG in TC\_CMR.

If an external trigger is used, the duration of the pulses must be longer than the master clock period in order to be detected.

### 31.6.7 Capture Operating Mode

This mode is entered by clearing the WAVE parameter in TC\_CMR (Channel Mode Register).

Capture Mode allows the TC channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are considered as inputs.

Figure 31-5 shows the configuration of the TC channel when programmed in Capture Mode.

### 31.6.8 Capture Registers A and B

Registers A and B (RA and RB) are used as capture registers. This means that they can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The LDRA parameter in TC\_CMR defines the TIOA edge for the loading of register A, and the LDRB parameter defines the TIOA edge for the loading of Register B.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS) in TC\_SR (Status Register). In this case, the old value is overwritten.


### 31.6.9 Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined.

The ABETRG bit in TC\_CMR selects TIOA or TIOB input signal as an external trigger. The ETRGEDG parameter defines the edge (rising, falling or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.



Figure 31-5. Capture Mode





## 31.6.10 Waveform Operating Mode

Waveform operating mode is entered by setting the WAVE parameter in TC\_CMR (Channel Mode Register).

In Waveform Operating Mode the TC channel generates 1 or 2 PWM signals with the same frequency and independently programmable duty cycles, or generates different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as an output and TIOB is defined as an output if it is not used as an external event (EEVT parameter in TC\_CMR).

Figure 31-6 shows the configuration of the TC channel when programmed in Waveform Operating Mode.


### 31.6.11 Waveform Selection

Depending on the WAVSEL parameter in TC\_CMR (Channel Mode Register), the behavior of TC\_CV varies. With any selection, RA, RB and RC can all be used as compare registers.

RA Compare is used to control the TIOA output, RB Compare is used to control the TIOB output (if correctly configured) and RC Compare is used to control TIOA and/or TIOB outputs.



Figure 31-6. Waveform Mode





### 31.6.11.1 WAVSEL = 00

When WAVSEL = 00, the value of TC\_CV is incremented from 0 to 0xFFFF. Once 0xFFFF has been reached, the value of TC\_CV is reset. Incrementation of TC\_CV starts again and the cycle continues. See Figure 31-7.

An external event trigger or a software trigger can reset the value of TC\_CV. It is important to note that the trigger may occur at any time. See Figure 31-8.

RC Compare cannot be programmed to generate a trigger in this configuration. At the same time, RC Compare can stop the counter clock (CPCSTOP = 1 in TC\_CMR) and/or disable the counter clock (CPCDIS = 1 in TC\_CMR).

Figure 31-7. WAVSEL = 00 without trigger





Figure 31-8. WAVSEL = 00 with trigger



### 31.6.11.2 WAVSEL = 10

When WAVSEL = 10, the value of TC\_CV is incremented from 0 to the value of RC, then automatically reset on a RC Compare. Once the value of TC\_CV has been reset, it is then incremented and so on. See Figure 31-9.

It is important to note that TC\_CV can be reset at any time by an external event or a software trigger if both are programmed correctly. See Figure 31-10.

In addition, RC Compare can stop the counter clock (CPCSTOP = 1 in TC\_CMR) and/or disable the counter clock (CPCDIS = 1 in TC\_CMR).

Figure 31-9. WAVSEL = 10 Without Trigger





Figure 31-10. WAVSEL = 10 With Trigger





### 31.6.11.3 WAVSEL = 01

When WAVSEL = 01, the value of TC\_CV is incremented from 0 to 0xFFFF. Once 0xFFFF is reached, the value of TC\_CV is decremented to 0, then re-incremented to 0xFFFF and so on. See Figure 31-11.

A trigger such as an external event or a software trigger can modify TC\_CV at any time. If a trigger occurs while TC\_CV is incrementing, TC\_CV then decrements. If a trigger is received while TC\_CV is decrementing, TC\_CV then increments. See Figure 31-12.

RC Compare cannot be programmed to generate a trigger in this configuration.

At the same time, RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

Figure 31-11. WAVSEL = 01 Without Trigger





Figure 31-12. WAVSEL = 01 With Trigger



### 31.6.11.4 WAVSEL = 11

When WAVSEL = 11, the value of TC\_CV is incremented from 0 to RC. Once RC is reached, the value of TC\_CV is decremented to 0, then re-incremented to RC and so on. See Figure 31-13.

A trigger such as an external event or a software trigger can modify TC\_CV at any time. If a trigger occurs while TC\_CV is incrementing, TC\_CV then decrements. If a trigger is received while TC\_CV is decrementing, TC\_CV then increments. See Figure 31-14.

RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).





Figure 31-13. WAVSEL = 11 Without Trigger



TIOA





### 31.6.12 External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The EEVT parameter in TC\_CMR selects the external trigger. The EEVTEDG parameter defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as an output and the compare register B is not used to generate waveforms and subsequently no IRQs. In this case the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRG in TC\_CMR.

As in Capture Mode, the SYNC signal and the software trigger are also available as triggers. RC Compare can also be used as a trigger depending on the parameter WAVSEL.

## 31.6.13 Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC\_CMR.



# 31.7 Timer Counter (TC) User Interface

Table 31-5. Register Mapping

Offset <sup>(1)</sup>	Register	Name	Access	Reset
0x00 + channel * 0x40 + 0x00	Channel Control Register	TC_CCR	Write-only	_
0x00 + channel * 0x40 + 0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x00 + channel * 0x40 + 0x08	Reserved	_	_	_
0x00 + channel * 0x40 + 0x0C	Reserved	_	_	_
0x00 + channel * 0x40 + 0x10	Counter Value	TC_CV	Read-only	0
0x00 + channel * 0x40 + 0x14	Register A	TC_RA	Read/Write <sup>(2)</sup>	0
0x00 + channel * 0x40 + 0x18	Register B	TC_RB	Read/Write <sup>(2)</sup>	0
0x00 + channel * 0x40 + 0x1C	Register C	TC_RC	Read/Write	0
0x00 + channel * 0x40 + 0x20	Status Register	TC_SR	Read-only	0
0x00 + channel * 0x40 + 0x24	Interrupt Enable Register	TC_IER	Write-only	_
0x00 + channel * 0x40 + 0x28	Interrupt Disable Register	TC_IDR	Write-only	_
0x00 + channel * 0x40 + 0x2C	Interrupt Mask Register	TC_IMR	Read-only	0
0xC0	Block Control Register	TC_BCR	Write-only	_
0xC4	Block Mode Register	TC_BMR	Read/Write	0
0xD8	Reserved	_	_	_
0xE4	Reserved	_	_	_
0xFC	Reserved	_	_	_

Notes: 1. Channel index ranges from 0 to 2.

2. Read-only if WAVE = 0



# 31.7.1 TC Block Control Register

Name: TC\_BCR

**Address:** 0xFFF7C0C0 (0), 0xFFFD40C0 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	1	1	-	ı	_
23	22	21	20	19	18	17	16
_	_	1	ı	ı	ı	ı	_
15	14	13	12	11	10	9	8
_	_		ı	ı	-	ı	-
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	SYNC

# • SYNC: Synchro Command

0: No effect.

<sup>1:</sup> Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.

# 31.7.2 TC Block Mode Register

Name: TC\_BMR

**Address:** 0xFFF7C0C4 (0), 0xFFFD40C4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	1	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	-	ı	ı	-
7	6	5	4	3	2	1	0
_	_	TC2	XC2S	TC1>	(C1S	TC0	XC0S

# • TC0XC0S: External Clock Signal 0 Selection

TC0)	Signal Connected to XC0	
0	0	TCLK0
0	1	none
1	0	TIOA1
1	1	TIOA2

# • TC1XC1S: External Clock Signal 1 Selection

TC1)	Signal Connected to XC1	
0	0	TCLK1
0	1	none
1	0	TIOA0
1	1	TIOA2

# • TC2XC2S: External Clock Signal 2 Selection

TC2)	Signal Connected to XC2	
0	0	TCLK2
0	1	none
1	0	TIOA0
1	1	TIOA1



# 31.7.3 TC Channel Control Register

Name:  $TC\_CCRx [x=0..2]$ 

Address: 0xFFF7C000 (0)[0], 0xFFF7C040 (0)[1], 0xFFF7C080 (0)[2], 0xFFFD4000 (1)[0], 0xFFFD4040 (1)[1],

0xFFFD4080 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	-	_	-	-	_
23	22	21	20	19	18	17	16
_	ı	ı	ı	-	-	ı	-
15	14	13	12	11	10	9	8
_	ı	ı	ı	-	-	ı	-
7	6	5	4	3	2	1	0
_	_	_	_	_	SWTRG	CLKDIS	CLKEN

## • CLKEN: Counter Clock Enable Command

0: No effect.

1: Enables the clock if CLKDIS is not 1.

### • CLKDIS: Counter Clock Disable Command

0: No effect.

1: Disables the clock.

# • SWTRG: Software Trigger Command

0: No effect.

1: A software trigger is performed: the counter is reset and the clock is started.

# 31.7.4 TC Channel Mode Register: Capture Mode

Name:  $TC\_CMRx [x=0..2] (WAVE = 0)$ 

Address: 0xFFF7C004 (0)[0], 0xFFF7C044 (0)[1], 0xFFF7C084 (0)[2], 0xFFFD4004 (1)[0], 0xFFFD4044 (1)[1],

0xFFFD4084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	ı	_	_	-	1	_
23	22	21	20	19	18	17	16
_	_	ı	_	LD	RB	LC	PRA
15	14	13	12	11	10	9	8
WAVE	CPCTRG	1	_	_	ABETRG	ETR	GEDG
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BUI	RST	CLKI		TCCLKS	

## • TCCLKS: Clock Selection

	TCCLKS				
0	0	0	TIMER_CLOCK1		
0	0	1	TIMER_CLOCK2		
0	1	0	TIMER_CLOCK3		
0	1	1	TIMER_CLOCK4		
1	0	0	TIMER_CLOCK5		
1	0	1	XC0		
1	1	0	XC1		
1	1	1	XC2		

## • CLKI: Clock Invert

0: counter is incremented on rising edge of the clock.

1: counter is incremented on falling edge of the clock.

# • BURST: Burst Signal Selection

BUI	RST	Description
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

# • LDBSTOP: Counter Clock Stopped with RB Loading

0: counter clock is not stopped when RB loading occurs.

1: counter clock is stopped when RB loading occurs.



# • LDBDIS: Counter Clock Disable with RB Loading

0: counter clock is not disabled when RB loading occurs.

1: counter clock is disabled when RB loading occurs.

## • ETRGEDG: External Trigger Edge Selection

ETRGEDG		Edge
0	0	none
0	1	rising edge
1	0	falling edge
1	1	each edge

## • ABETRG: TIOA or TIOB External Trigger Selection

0: TIOB is used as an external trigger.

1: TIOA is used as an external trigger.

## • CPCTRG: RC Compare Trigger Enable

0: RC Compare has no effect on the counter and its clock.

1: RC Compare resets the counter and starts the counter clock.

## • WAVE

0: Capture Mode is enabled.

1: Capture Mode is disabled (Waveform Mode is enabled).

# • LDRA: RA Loading Selection

LDRA		Edge
0	0	none
0	1	rising edge of TIOA
1	0	falling edge of TIOA
1	1	each edge of TIOA

## • LDRB: RB Loading Selection

LDRB		Edge
0	0	none
0	1	rising edge of TIOA
1	0	falling edge of TIOA
1	1	each edge of TIOA

## 31.7.5 TC Channel Mode Register: Waveform Mode

Name:  $TC\_CMRx [x=0..2] (WAVE = 1)$ 

Address: 0xFFF7C004 (0)[0], 0xFFF7C044 (0)[1], 0xFFF7C084 (0)[2], 0xFFFD4004 (1)[0], 0xFFFD4044 (1)[1],

0xFFFD4084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
BSW	/TRG	BE	EVT	BCF	PC .	BC	PB
23	22	21	20	19	18	17	16
ASW	/TRG	AE	EVT	ACF	PC .	AC	PA
15	14	13	12	11	10	9	8
WAVE	WAV	/SEL	ENETRG	EE\	/T	EEV	ΓEDG
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BU	IRST	CLKI	•	TCCLKS	

### • TCCLKS: Clock Selection

	TCCLKS				
0	0	0	TIMER_CLOCK1		
0	0	1	TIMER_CLOCK2		
0	1	0	TIMER_CLOCK3		
0	1	1	TIMER_CLOCK4		
1	0	0	TIMER_CLOCK5		
1	0	1	XC0		
1	1	0	XC1		
1	1	1	XC2		

## • CLKI: Clock Invert

0: counter is incremented on rising edge of the clock.

1: counter is incremented on falling edge of the clock.

## • BURST: Burst Signal Selection

BUI	RST	Description
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

## • CPCSTOP: Counter Clock Stopped with RC Compare

0: counter clock is not stopped when counter reaches RC.

1: counter clock is stopped when counter reaches RC.

## • CPCDIS: Counter Clock Disable with RC Compare

0: counter clock is not disabled when counter reaches RC.

1: counter clock is disabled when counter reaches RC.



• EEVTEDG: External Event Edge Selection

EEV1	TEDG	Edge
0	0	none
0	1	rising edge
1	0	falling edge
1	1	each edge

## • EEVT: External Event Selection

EE	VT	Signal selected as external event	TIOB Direction
0	0	TIOB	input <sup>(1)</sup>
0	1	XC0	output
1	0	XC1	output
1	1	XC2	output

1. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms and Note: subsequently no IRQs.

• ENETRG: External Event Trigger Enable 0: the external event has no effect on the counter and its clock. In this case, the selected external event only controls the TIOA output.

1: the external event resets the counter and starts the counter clock.

## WAVSEL: Waveform Selection

WAVSEL		Effect
0	0	UP mode without automatic trigger on RC Compare
1	0	UP mode with automatic trigger on RC Compare
0	1	UPDOWN mode without automatic trigger on RC Compare
1	1	UPDOWN mode with automatic trigger on RC Compare

### • WAVE

0: Waveform Mode is disabled (Capture Mode is enabled).

1: Waveform Mode is enabled.

### • ACPA: RA Compare Effect on TIOA

AC	PA	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• ACPC: RC Compare Effect on TIOA

AC	PC	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• AEEVT: External Event Effect on TIOA

AEI	EVT	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• ASWTRG: Software Trigger Effect on TIOA

The state of the s		
ASW	/TRG	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• BCPB: RB Compare Effect on TIOB

ВС	PB	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• BCPC: RC Compare Effect on TIOB

ВС	PC	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

• BEEVT: External Event Effect on TIOB

BEEVT		Effect			
0	0	none			
0	1	set			
1	0	clear			
1	1	toggle			



# • BSWTRG: Software Trigger Effect on TIOB

BSW	TRG	Effect
0	0	none
0	1	set
1	0	clear
1	1	toggle

# 31.7.6 TC Counter Value Register

**Name:** TC\_CVx [x=0..2]

**Address:** 0xFFF7C010 (0)[0], 0xFFF7C050 (0)[1], 0xFFF7C090 (0)[2], 0xFFFD4010 (1)[0], 0xFFFD4050 (1)[1],

0xFFFD4090 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	ı	_	-	-	ı	_
15	14	13	12	11	10	9	8
			С	V			
7	6	5	4	3	2	1	0
			С	V			

## • CV: Counter Value

CV contains the counter value in real time.



# 31.7.7 TC Register A

Name:  $TC_RAx[x=0..2]$ 

**Address:** 0xFFF7C014 (0)[0], 0xFFF7C054 (0)[1], 0xFFF7C094 (0)[2], 0xFFFD4014 (1)[0], 0xFFFD4054 (1)[1],

0xFFFD4094 (1)[2]

**Access:** Read-only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24
_	_	_	_	-	_	ı	_
23	22	21	20	19	18	17	16
_	_	-	_	ı	-	ı	_
15	14	13	12	11	10	9	8
			R	Α			
7	6	5	4	3	2	1	0
	_	·	R	Α	·	·	

# • RA: Register A

RA contains the Register A value in real time.

# 31.7.8 TC Register B

Name:  $TC_RBx[x=0..2]$ 

**Address:** 0xFFF7C018 (0)[0], 0xFFF7C058 (0)[1], 0xFFF7C098 (0)[2], 0xFFFD4018 (1)[0], 0xFFFD4058 (1)[1],

0xFFFD4098 (1)[2]

**Access:** Read-only if WAVE = 0, Read/Write if WAVE = 1

31	30	29	28	27	26	25	24
_	_	-	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	-	-
15	14	13	12	11	10	9	8
			R	В			
7	6	5	4	3	2	1	0
			R	В			

# • RB: Register B

RB contains the Register B value in real time.



# 31.7.9 TC Register C

Name:  $TC_RCx[x=0..2]$ 

Address: 0xFFF7C01C (0)[0], 0xFFF7C05C (0)[1], 0xFFF7C09C (0)[2], 0xFFFD401C (1)[0], 0xFFFD405C (1)[1],

0xFFFD409C (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	-	_	ı	_
23	22	21	20	19	18	17	16
_	_	ı	_	1	-	ı	_
15	14	13	12	11	10	9	8
			R	С			
7	6	5	4	3	2	1	0
		·	R	С		·	_

# • RC: Register C

RC contains the Register C value in real time.

## 31.7.10 TC Status Register

Name:  $TC_SRx[x=0..2]$ 

**Address:** 0xFFF7C020 (0)[0], 0xFFF7C060 (0)[1], 0xFFF7C0A0 (0)[2], 0xFFFD4020 (1)[0], 0xFFFD4060 (1)[1],

0xFFFD40A0 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	_	-	-	ı	_
23	22	21	20	19	18	17	16
_		ı	_	-	MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	8
_		ı	_	-	-	ı	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

### • COVFS: Counter Overflow Status

0: No counter overflow has occurred since the last read of the Status Register.

1: A counter overflow has occurred since the last read of the Status Register.

#### LOVRS: Load Overrun Status

0: Load overrun has not occurred since the last read of the Status Register or WAVE = 1.

1: RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if WAVE = 0.

### CPAS: RA Compare Status

0: RA Compare has not occurred since the last read of the Status Register or WAVE = 0.

1: RA Compare has occurred since the last read of the Status Register, if WAVE = 1.

#### CPBS: RB Compare Status

0: RB Compare has not occurred since the last read of the Status Register or WAVE = 0.

1: RB Compare has occurred since the last read of the Status Register, if WAVE = 1.

### CPCS: RC Compare Status

0: RC Compare has not occurred since the last read of the Status Register.

1: RC Compare has occurred since the last read of the Status Register.

### LDRAS: RA Loading Status

0: RA Load has not occurred since the last read of the Status Register or WAVE = 1.

1: RA Load has occurred since the last read of the Status Register, if WAVE = 0.

# LDRBS: RB Loading Status

0: RB Load has not occurred since the last read of the Status Register or WAVE = 1.

1: RB Load has occurred since the last read of the Status Register, if WAVE = 0.



# • ETRGS: External Trigger Status

0: external trigger has not occurred since the last read of the Status Register.

1: external trigger has occurred since the last read of the Status Register.

### CLKSTA: Clock Enabling Status

0: clock is disabled.

1: clock is enabled.

### • MTIOA: TIOA Mirror

0: TIOA is low. If WAVE = 0, this means that TIOA pin is low. If WAVE = 1, this means that TIOA is driven low.

1: TIOA is high. If WAVE = 0, this means that TIOA pin is high. If WAVE = 1, this means that TIOA is driven high.

### • MTIOB: TIOB Mirror

0: TIOB is low. If WAVE = 0, this means that TIOB pin is low. If WAVE = 1, this means that TIOB is driven low.

1: TIOB is high. If WAVE = 0, this means that TIOB pin is high. If WAVE = 1, this means that TIOB is driven high.



# 31.7.11 TC Interrupt Enable Register

Name:  $TC_IERx[x=0..2]$ 

**Address:** 0xFFF7C024 (0)[0], 0xFFF7C064 (0)[1], 0xFFF7C0A4 (0)[2], 0xFFFD4024 (1)[0], 0xFFFD4064 (1)[1],

0xFFFD40A4 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_		-	_	_	_	-	_
15	14	13	12	11	10	9	8
_		ı	_	_	_	ı	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

### • COVFS: Counter Overflow

0: No effect.

1: Enables the Counter Overflow Interrupt.

### • LOVRS: Load Overrun

0: No effect.

1: Enables the Load Overrun Interrupt.

### • CPAS: RA Compare

0: No effect.

1: Enables the RA Compare Interrupt.

## • CPBS: RB Compare

0: No effect.

1: Enables the RB Compare Interrupt.

## • CPCS: RC Compare

0: No effect.

1: Enables the RC Compare Interrupt.

### LDRAS: RA Loading

0: No effect.

1: Enables the RA Load Interrupt.

## • LDRBS: RB Loading

0: No effect.

1: Enables the RB Load Interrupt.

### • ETRGS: External Trigger

0: No effect.

1: Enables the External Trigger Interrupt.



## 31.7.12 TC Interrupt Disable Register

Name:  $TC_IDRx[x=0..2]$ 

**Addresses** 0xFFF7C028 (0)[0], 0xFFF7C068 (0)[1], 0xFFF7C0A8 (0)[2], 0xFFFD4028 (1)[0], 0xFFFD4068 (1)[1],

0xFFFD40A8 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	ı	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	ı	1	_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

### • COVFS: Counter Overflow

0: No effect.

1: Disables the Counter Overflow Interrupt.

### • LOVRS: Load Overrun

0: No effect.

1: Disables the Load Overrun Interrupt (if WAVE = 0).

### CPAS: RA Compare

0: No effect.

1: Disables the RA Compare Interrupt (if WAVE = 1).

### • CPBS: RB Compare

0: No effect.

1: Disables the RB Compare Interrupt (if WAVE = 1).

## • CPCS: RC Compare

0: No effect.

1: Disables the RC Compare Interrupt.

### LDRAS: RA Loading

0: No effect.

1: Disables the RA Load Interrupt (if WAVE = 0).

## • LDRBS: RB Loading

0: No effect.

1: Disables the RB Load Interrupt (if WAVE = 0).

### • ETRGS: External Trigger

0: No effect.

1: Disables the External Trigger Interrupt.

## 31.7.13 TC Interrupt Mask Register

Name:  $TC_IMRx[x=0..2]$ 

Address: 0xFFF7C02C (0)[0], 0xFFF7C06C (0)[1], 0xFFF7C0AC (0)[2], 0xFFFD402C (1)[0], 0xFFFD406C (1)[1],

0xFFFD40AC (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	ı	ı	_	_	_	_	-
15	14	13	12	11	10	9	8
_	ı	ı	_	_	_	_	-
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

### • COVFS: Counter Overflow

0: The Counter Overflow Interrupt is disabled.

1: The Counter Overflow Interrupt is enabled.

### · LOVRS: Load Overrun

0: The Load Overrun Interrupt is disabled.

1: The Load Overrun Interrupt is enabled.

## CPAS: RA Compare

0: The RA Compare Interrupt is disabled.

1: The RA Compare Interrupt is enabled.

### CPBS: RB Compare

0: The RB Compare Interrupt is disabled.

1: The RB Compare Interrupt is enabled.

### CPCS: RC Compare

0: The RC Compare Interrupt is disabled.

1: The RC Compare Interrupt is enabled.

## LDRAS: RA Loading

0: The Load RA Interrupt is disabled.

1: The Load RA Interrupt is enabled.

### · LDRBS: RB Loading

0: The Load RB Interrupt is disabled.

1: The Load RB Interrupt is enabled.

### • ETRGS: External Trigger

0: The External Trigger Interrupt is disabled.

1: The External Trigger Interrupt is enabled.



# 32. Universal Synchronous Asynchronous Receiver Transmitter (USART)

## 32.1 Description

The Universal Synchronous Asynchronous Receiver Transmitter (USART) provides one full duplex universal synchronous asynchronous serial link. Data frame format is widely programmable (data length, parity, number of stop bits) to support a maximum of standards. The receiver implements parity error, framing error and overrun error detection. The receiver time-out enables handling variable-length frames and the transmitter timeguard facilitates communications with slow remote devices. Multidrop communications are also supported through address bit handling in reception and transmission.

The USART features three test modes: remote loopback, local loopback and automatic echo.

The USART supports specific operating modes providing interfaces on RS485, LIN and SPI buses, with ISO7816 T = 0 or T = 1 smart card slots and infrared transceivers. The hardware handshaking feature enables an out-of-band flow control by automatic management of the pins RTS and CTS.

The USART supports the connection to the Peripheral DMA Controller, which enables data transfers to the transmitter and from the receiver. The PDC provides chained buffer management without any intervention of the processor.

### 32.2 Embedded Characteristics

- Programmable Baud Rate Generator
- 5- to 9-bit full-duplex synchronous or asynchronous serial communications
  - 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
  - Parity generation and error detection
  - Framing error detection, overrun error detection
  - MSB- or LSB-first
  - Optional break generation and detection
  - By 8 or by-16 over-sampling receiver frequency
  - Hardware handshaking RTS-CTS
  - Receiver time-out and transmitter timeguard
  - Optional Multi-drop Mode with address generation and detection
  - Optional Manchester Encoding
- RS485 with driver control signal
- ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
  - NACK handling, error counter with repetition and iteration limit
- IrDA modulation and demodulation
  - Communication at up to 115.2 Kbps
- Test Modes
  - Remote Loopback, Local Loopback, Automatic Echo



# 32.3 Block Diagram

Figure 32-1. USART Block Diagram





Table 32-1. SPI Operating Mode

PIN	USART	SPI Slave	SPI Master
RXD	RXD	MOSI	MISO
TXD	TXD	MISO	MOSI
RTS	RTS	-	CS
CTS	CTS	CS	_



# 32.4 Application Block Diagram

Figure 32-2. Application Block Diagram



# 32.5 I/O Lines Description

Table 32-2. I/O Line Description

Name	Description	Туре	Active Level
SCK	Serial Clock	I/O	
TXD	Transmit Serial Data or Master Out Slave In (MOSI) in SPI Master Mode or Master In Slave Out (MISO) in SPI Slave Mode	I/O	
RXD	Receive Serial Data or Master In Slave Out (MISO) in SPI Master Mode or Master Out Slave In (MOSI) in SPI Slave Mode	Input	
CTS	Clear to Send or Slave Select (NSS) in SPI Slave Mode	Input	Low
RTS	Request to Send or Slave Select (NSS) in SPI Master Mode	Output	Low

# 32.6 Product Dependencies

#### 32.6.1 I/O Lines

The pins used for interfacing the USART may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the desired USART pins to their peripheral function. If I/O lines of the USART are not used by the application, they can be used for other purposes by the PIO Controller.

To prevent the TXD line from falling when the USART is disabled, the use of an internal pull up is mandatory. If the hardware handshaking feature is used, the internal pull-up on TXD must also be enabled.

Table 32-3. I/O Lines

Instance	Signal	I/O Line	Peripheral
USART0	CTS0	PB15	В
USART0	RTS0	PB17	В
USART0	RXD0	PB18	А
USART0	SCK0	PB16	В
USART0	TXD0	PB19	А
USART1	CTS1	PD17	А
USART1	RTS1	PD16	А
USART1	RXD1	PB5	А
USART1	SCK1	PD29	В
USART1	TXD1	PB4	А
USART2	CTS2	PC11	В
USART2	RTS2	PC9	В
USART2	RXD2	PB7	А
USART2	SCK2	PD30	В
USART2	TXD2	PB6	А
USART3	CTS3	PA24	В
USART3	RTS3	PA23	В
USART3	RXD3	PB9	A
USART3	SCK3	PA22	В
USART3	TXD3	PB8	А

### 32.6.2 Power Management

The USART is not continuously clocked. The programmer must first enable the USART Clock in the Power Management Controller (PMC) before using the USART. However, if the application does not require USART operations, the USART clock can be stopped when not needed and be restarted later. In this case, the USART will resume its operations where it left off.

Configuring the USART does not require the USART clock to be enabled.



# 32.6.3 Interrupt

The USART interrupt line is connected on one of the internal sources of the Advanced Inter-rupt Controller. Using the USART interrupt requires the AIC to be programmed first. Note that it is not recommended to use the USART interrupt line in edge sensitive mode.

Table 32-4. Peripheral IDs

Instance	ID
USART0	7
USART1	8
USART2	0
USART3	10

# 32.7 Functional Description

The USART is capable of managing several types of serial synchronous or asynchronous communications.

It supports the following communication modes:

- 5- to 9-bit full-duplex asynchronous serial communication
  - MSB- or LSB-first
  - 1, 1.5 or 2 stop bits
  - Parity even, odd, marked, space or none
  - By 8 or by 16 over-sampling receiver frequency
  - Optional hardware handshaking
  - Optional break management
  - Optional multidrop serial communication
- High-speed 5- to 9-bit full-duplex synchronous serial communication
  - MSB- or LSB-first
  - 1 or 2 stop bits
  - Parity even, odd, marked, space or none
  - By 8 or by 16 over-sampling frequency
  - Optional hardware handshaking
  - Optional break management
  - Optional multidrop serial communication
- RS485 with driver control signal
- ISO7816, T0 or T1 protocols for interfacing with smart cards
  - NACK handling, error counter with repetition and iteration limit
- InfraRed IrDA Modulation and Demodulation
- SPI Mode
  - Master or Slave
  - Serial Clock Programmable Phase and Polarity
  - SPI Serial Clock (SCK) Frequency up to Internal Clock Frequency MCK/4
- LIN Mode
  - Compliant with LIN 1.3 and LIN 2.0 specifications
  - Master or Slave
  - Processing of frames with up to 256 data bytes
  - Response Data length can be configurable or defined automatically by the Identifier
  - Self synchronization in Slave node configuration
  - Automatic processing and verification of the "Synch Break" and the "Synch Field"
  - The "Synch Break" is detected even if it is partially superimposed with a data byte
  - Automatic Identifier parity calculation/sending and verification
  - Parity sending and verification can be disabled
  - Automatic Checksum calculation/sending and verification
  - Checksum sending and verification can be disabled
  - Support both "Classic" and "Enhanced" checksum types
  - Full LIN error checking and reporting
  - Frame Slot Mode: the Master allocates slots to the scheduled frames automatically.
  - Generation of the Wakeup signal
- Test modes
  - Remote loopback, local loopback, automatic echo



#### 32.7.1 Baud Rate Generator

The Baud Rate Generator provides the bit period clock named the Baud Rate Clock to both the receiver and the transmitter.


The Baud Rate Generator clock source can be selected by setting the USCLKS field in the Mode Register (US\_MR) between:

- the Master Clock MCK
- a division of the Master Clock, the divider being product dependent, but generally set to 8
- the external clock, available on the SCK pin

The Baud Rate Generator is based upon a 16-bit divider, which is programmed with the CD field of the Baud Rate Generator Register (US\_BRGR). If CD is programmed at 0, the Baud Rate Generator does not generate any clock. If CD is programmed at 1, the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a Master Clock (MCK) period. The frequency of the signal provided on SCK must be at least 4.5 times lower than MCK.

Figure 32-3. Baud Rate Generator



# 32.7.1.1 Baud Rate in Asynchronous Mode

If the USART is programmed to operate in asynchronous mode, the selected clock is first divided by CD, which is field programmed in the Baud Rate Generator Register (US\_BRGR). The resulting clock is provided to the receiver as a sampling clock and then divided by 16 or 8, depending on the programming of the OVER bit in US\_MR.

If OVER is set to 1, the receiver sampling is 8 times higher than the Baud Rate Clock. If OVER is cleared, the sampling is performed at 16 times the Baud Rate Clock.

The following formula performs the calculation of the baud rate.

$$Baudrate = \frac{SelectedClock}{(8(2-Over)CD)}$$

This gives a maximum baud rate of MCK divided by 8, assuming that MCK is the highest possible clock and that OVER is programmed at 1.



# **Baud Rate Calculation Example**

Table 32-5 shows calculations of CD to obtain a baud rate at 38400 bauds for different source clock frequencies. This table also shows the actual resulting baud rate and the error.

Table 32-5. Baud Rate Example (OVER = 0)

Source Clock (MHz	Expected Baud Rate (bit/s)	Calculation Result	CD	Actual Baud Rate (bit/s)	Error
3 686 400	38 400	6.00	6	38 400.00	0.00%
4 915 200	38 400	8.00	8	38 400.00	0.00%
5 000 000	38 400	8.14	8	39 062.50	1.70%
7 372 800	38 400	12.00	12	38 400.00	0.00%
8 000 000	38 400	13.02	13	38 461.54	0.16%
12 000 000	38 400	19.53	20	37 500.00	2.40%
12 288 000	38 400	20.00	20	38 400.00	0.00%
14 318 180	38 400	23.30	23	38 908.10	1.31%
14 745 600	38 400	24.00	24	38 400.00	0.00%
18 432 000	38 400	30.00	30	38 400.00	0.00%
24 000 000	38 400	39.06	39	38 461.54	0.16%
24 576 000	38 400	40.00	40	38 400.00	0.00%
25 000 000	38 400	40.69	40	38 109.76	0.76%
32 000 000	38 400	52.08	52	38 461.54	0.16%
32 768 000	38 400	53.33	53	38 641.51	0.63%
33 000 000	38 400	53.71	54	38 194.44	0.54%
40 000 000	38 400	65.10	65	38 461.54	0.16%
50 000 000	38 400	81.38	81	38 580.25	0.47%

The baud rate is calculated with the following formula:

$$BaudRate = MCK/CD \times 16$$

The baud rate error is calculated with the following formula. It is not recommended to work with an error higher than 5%.

$$Error = 1 - \left(\frac{ExpectedBaudRate}{ActualBaudRate}\right)$$




# 32.7.1.2 Fractional Baud Rate in Asynchronous Mode

The baud rate generator previously defined is subject to the following limitation: the output frequency changes by only integer multiples of the reference frequency. An approach to this problem is to integrate a fractional N clock generator that has a high resolution. The generator architecture is modified to obtain baud rate changes by a fraction of the reference source clock. This fractional part is programmed with the FP field in the Baud Rate Generator Register (US\_BRGR). If FP is not 0, the fractional part is activated. The resolution is one eighth of the clock divider. This feature is only available when using USART normal mode. The fractional baud rate is calculated using the following formula:

$$Baudrate = \frac{SelectedClock}{\left(8(2-Over)\left(CD + \frac{FP}{8}\right)\right)}$$

The modified architecture is presented below:

Figure 32-4. Fractional Baud Rate Generator



#### 32.7.1.3 Baud Rate in Synchronous Mode or SPI Mode

If the USART is programmed to operate in synchronous mode, the selected clock is simply divided by the field CD in US\_BRGR.

$$BaudRate = \frac{SelectedClock}{CD}$$

In synchronous mode, if the external clock is selected (USCLKS = 3), the clock is provided directly by the signal on the USART SCK pin. No division is active. The value written in US\_BRGR has no effect. The external clock frequency must be at least 4.5 times lower than the system clock. In synchronous mode master (USCLKS = 0 or 1, CLK0 set to 1), the receive part limits the SCK maximum frequency to MCK/4.5,

When either the external clock SCK or the internal clock divided (MCK/DIV) is selected, the value programmed in CD must be even if the user has to ensure a 50:50 mark/space ratio on the SCK pin. If the internal clock MCK is selected, the Baud Rate Generator ensures a 50:50 duty cycle on the SCK pin, even if the value programmed in CD is odd.



# 32.7.1.4 Baud Rate in ISO 7816 Mode

The ISO7816 specification defines the bit rate with the following formula:

$$B = \frac{Di}{Fi} \times f$$

where:

- B is the bit rate
- Di is the bit-rate adjustment factor
- Fi is the clock frequency division factor
- f is the ISO7816 clock frequency (Hz)

Di is a binary value encoded on a 4-bit field, named DI, as represented in Table 32-6.

Table 32-6. Binary and Decimal Values for Di

DI field	0001	0010	0011	0100	0101	0110	1000	1001
Di (decimal)	1	2	4	8	16	32	12	20

Fi is a binary value encoded on a 4-bit field, named FI, as represented in Table 32-7.

Table 32-7. Binary and Decimal Values for Fi

FI field	0000	0001	0010	0011	0100	0101	0110	1001	1010	1011	1100	1101
Fi (decimal	372	372	558	744	1116	1488	1860	512	768	1024	1536	2048

Table 32-8 shows the resulting Fi/Di Ratio, which is the ratio between the ISO7816 clock and the Baud Rate Clock.

Table 32-8. Possible Values for the Fi/Di Ratio

Fi/Di	372	558	744	1116	1488	1806	512	768	1024	1536	2048
1	372	558	744	1116	1488	1860	512	768	1024	1536	2048
2	186	279	372	558	744	930	256	384	512	768	1024
4	93	139.5	186	279	372	465	128	192	256	384	512
8	46.5	69.75	93	139.5	186	232.5	64	96	128	192	256
16	23.25	34.87	46.5	69.75	93	116.2	32	48	64	96	128
32	11.62	17.43	23.25	34.87	46.5	58.13	16	24	32	48	64
12	31	46.5	62	93	124	155	42.66	64	85.33	128	170.6
20	18.6	27.9	37.2	55.8	74.4	93	25.6	38.4	51.2	76.8	102.4

If the USART is configured in ISO7816 Mode, the clock selected by the USCLKS field in the Mode Register (US\_MR) is first divided by the value programmed in the field CD in the Baud Rate Generator Register (US\_BRGR). The resulting clock can be provided to the SCK pin to feed the smart card clock inputs. This means that the CLKO bit can be set in US MR.


This clock is then divided by the value programmed in the FI\_DI\_RATIO field in the FI\_DI\_Ratio register (US\_FIDI). This is performed by the Sampling Divider, which performs a division by up to 2047 in ISO7816 Mode. The non-integer values of the Fi/Di Ratio are not supported and the user must program the FI\_DI\_RATIO field to a value as close as possible to the expected value.

The FI\_DI\_RATIO field resets to the value 0x174 (372 in decimal) and is the most common divider between the ISO7816 clock and the bit rate (Fi = 372, Di = 1).

Figure 32-5 shows the relation between the Elementary Time Unit, corresponding to a bit time, and the ISO 7816 clock.



Figure 32-5. Elementary Time Unit (ETU)



#### 32.7.2 Receiver and Transmitter Control

After reset, the receiver is disabled. The user must enable the receiver by setting the RXEN bit in the Control Register (US\_CR). However, the receiver registers can be programmed before the receiver clock is enabled.

After reset, the transmitter is disabled. The user must enable it by setting the TXEN bit in the Control Register (US\_CR). However, the transmitter registers can be programmed before being enabled.

The Receiver and the Transmitter can be enabled together or independently.

At any time, the software can perform a reset on the receiver or the transmitter of the USART by setting the corresponding bit, RSTRX and RSTTX respectively, in the Control Register (US\_CR). The software resets clear the status flag and reset internal state machines but the user interface configuration registers hold the value configured prior to software reset. Regardless of what the receiver or the transmitter is performing, the communication is immediately stopped.

The user can also independently disable the receiver or the transmitter by setting RXDIS and TXDIS respectively in US\_CR. If the receiver is disabled during a character reception, the USART waits until the end of reception of the current character, then the reception is stopped. If the transmitter is disabled while it is operating, the USART waits the end of transmission of both the current character and character being stored in the Transmit Holding Register (US\_THR). If a timeguard is programmed, it is handled normally.

### 32.7.3 Synchronous and Asynchronous Modes

### 32.7.3.1 Transmitter Operations

The transmitter performs the same in both synchronous and asynchronous operating modes (SYNC = 0 or SYNC = 1). One start bit, up to 9 data bits, one optional parity bit and up to two stop bits are successively shifted out on the TXD pin at each falling edge of the programmed serial clock.

The number of data bits is selected by the CHRL field and the MODE 9 bit in the Mode Register (US\_MR). Nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The parity bit is set according to the PAR field in US\_MR. The even, odd, space, marked or none parity bit can be configured. The MSBF field in US\_MR configures which data bit is sent first. If written at 1, the most significant bit is sent first. At 0, the less significant bit is sent first. The number of stop bits is selected by the NBSTOP field in US\_MR. The 1.5 stop bit is supported in asynchronous mode only.



Figure 32-6. Character Transmit


Start

Bit

D0

D1

D2



D3

D4

D5

D6

D7

Parity

Bit


Stop

Bit

The characters are sent by writing in the Transmit Holding Register (US\_THR). The transmitter reports two status bits in the Channel Status Register (US\_CSR): TXRDY (Transmitter Ready), which indicates that US\_THR is empty and TXEMPTY, which indicates that all the characters written in US\_THR have been processed. When the current character processing is completed, the last character written in US\_THR is transferred into the Shift Register of the transmitter and US\_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US\_THR while TXRDY is low has no effect and the written character is lost.


Figure 32-7. Transmitter Status



#### 32.7.3.2 Manchester Encoder

When the Manchester encoder is in use, characters transmitted through the USART are encoded based on biphase Manchester II format. To enable this mode, set the MAN field in the US\_MR to 1. Depending on polarity configuration, a logic level (zero or one), is transmitted as a coded signal one-to-zero or zero-to-one. Thus, a transition always occurs at the midpoint of each bit time. It consumes more bandwidth than the original NRZ signal (2x) but the receiver has more error control since the expected input must show a change at the center of a bit cell. An example of Manchester encoded sequence is: the byte 0xB1 or 10110001 encodes to 10 01 10 10 01 01 10, assuming the default polarity of the encoder. Figure 32-8 illustrates this coding scheme.


Figure 32-8. NRZ to Manchester Encoding






The Manchester encoded character can also be encapsulated by adding both a configurable preamble and a start frame delimiter pattern. Depending on the configuration, the preamble is a training sequence, composed of a predefined pattern with a programmable length from 1 to 15 bit times. If the preamble length is set to 0, the preamble waveform is not generated prior to any character. The preamble pattern is chosen among the following sequences: ALL\_ONE, ALL\_ZERO, ONE\_ZERO or ZERO\_ONE, writing the field TX\_PP in the US\_MAN register, the field TX\_PL is used to configure the preamble length. Figure 32-9 illustrates and defines the valid patterns. To improve flexibility, the encoding scheme can be configured using the TX\_MPOL field in the US\_MAN register. If the TX\_MPOL field is set to zero (default), a logic zero is encoded with a zero-to-one transition and a logic one is encoded with a one-to-zero transition and a logic zero is encoded with a zero-to-one transition.





A start frame delimiter is to be configured using the ONEBIT field in the US\_MR. It consists of a user-defined pattern that indicates the beginning of a valid data. Figure 32-10 illustrates these patterns. If the start frame delimiter, also known as start bit, is one bit, (ONEBIT at 1), a logic zero is Manchester encoded and indicates that a new character is being sent serially on the line. If the start frame delimiter is a synchronization pattern also referred to as sync (ONEBIT at 0), a sequence of 3 bit times is sent serially on the line to indicate the start of a new character. The sync waveform is in itself an invalid Manchester waveform as the transition occurs at the middle of the second bit time. Two distinct sync patterns are used: the command sync and the data sync. The command sync has a logic one level for one and a half bit times, then a transition to logic zero for the second one and a half bit times. If the MODSYNC field in the US\_MR is set to 1, the next character is a command. If it is set to 0, the next character is a data. When direct memory access is used, the MODSYNC field can be immediately updated with a modified character located in memory. To enable this mode, VAR\_SYNC field in US\_MR must be set to 1. In this case, the MODSYNC field in US\_MR is bypassed and the sync configuration is held in the TXSYNH in the US\_THR. The USART character format is modified and includes sync information.


Figure 32-10. Start Frame Delimiter



### 32.7.3.3 Drift Compensation

Drift compensation is available only in 16X oversampling mode. An hardware recovery system allows a larger clock drift. To enable the hardware system, the bit in the USART\_MAN register must be set. If the RXD edge is one 16X clock cycle from the expected edge, this is considered as normal jitter and no corrective actions is taken. If the RXD event is between 4 and 2 clock cycles before the expected edge, then the current period is shortened by one clock cycle. If the RXD event is between 2 and 3 clock cycles after the expected edge, then the current period is lengthened by one clock cycle. These intervals are considered to be drift and so corrective actions are automatically taken.

Figure 32-11. Bit Resynchronization



## 32.7.3.4 Asynchronous Receiver

If the USART is programmed in asynchronous operating mode (SYNC = 0), the receiver oversamples the RXD input line. The oversampling is either 16 or 8 times the Baud Rate clock, depending on the OVER bit in the Mode Register (US\_MR).

The receiver samples the RXD line. If the line is sampled during one half of a bit time at 0, a start bit is detected and data, parity and stop bits are successively sampled on the bit rate clock.

If the oversampling is 16, (OVER at 0), a start is detected at the eighth sample at 0. Then, data bits, parity bit and stop bit are sampled on each 16 sampling clock cycle. If the oversampling is 8 (OVER at 1), a start bit is detected at the fourth sample at 0. Then, data bits, parity bit and stop bit are sampled on each 8 sampling clock cycle.



The number of data bits, first bit sent and parity mode are selected by the same fields and bits as the transmitter, i.e., respectively CHRL, MODE9, MSBF and PAR. For the synchronization mechanism **only**, the number of stop bits has no effect on the receiver as it considers only one stop bit, regardless of the field NBSTOP, so that resynchronization between the receiver and the transmitter can occur. Moreover, as soon as the stop bit is sampled, the receiver starts looking for a new start bit so that resynchronization can also be accomplished when the transmitter is operating with one stop bit.

Figure 32-12 and Figure 32-13 illustrate start detection and character reception when USART operates in asynchronous mode.

Figure 32-12. Asynchronous Start Detection






Figure 32-13. Asynchronous Character Reception





#### 32.7.3.5 Manchester Decoder


When the MAN field in US\_MR is set to 1, the Manchester decoder is enabled. The decoder performs both preamble and start frame delimiter detection. One input line is dedicated to Manchester encoded input data.

An optional preamble sequence can be defined, its length is user-defined and totally independent of the emitter side. Use RX\_PL in US\_MAN register to configure the length of the preamble sequence. If the length is set to 0, no preamble is detected and the function is disabled. In addition, the polarity of the input stream is programmable with RX\_MPOL field in US\_MAN register. Depending on the desired application the preamble pattern matching is to be defined via the RX\_PP field in US\_MAN. See Figure 32-9 for available preamble patterns.



Unlike preamble, the start frame delimiter is shared between Manchester Encoder and Decoder. So, if ONEBIT field is set to 1, only a zero encoded Manchester can be detected as a valid start frame delimiter. If ONEBIT is set to 0, only a sync pattern is detected as a valid start frame delimiter. Decoder operates by detecting transition on incoming stream. If RXD is sampled during one quarter of a bit time at zero, a start bit is detected. See Figure 32-14. The sample pulse rejection mechanism applies.

Figure 32-14. Asynchronous Start Bit Detection



The receiver is activated and starts Preamble and Frame Delimiter detection, sampling the data at one quarter and then three quarters. If a valid preamble pattern or start frame delimiter is detected, the receiver continues decoding with the same synchronization. If the stream does not match a valid pattern or a valid start frame delimiter, the receiver re-synchronizes on the next valid edge. The minimum time threshold to estimate the bit value is three quarters of a bit time.

If a valid preamble (if used) followed with a valid start frame delimiter is detected, the incoming stream is decoded into NRZ data and passed to USART for processing. Figure 32-15 illustrates Manchester pattern mismatch. When incoming data stream is passed to the USART, the receiver is also able to detect Manchester code violation. A code violation is a lack of transition in the middle of a bit cell. In this case, MANE flag in US\_CSR is raised. It is cleared by writing the Control Register (US\_CR) with the RSTSTA bit at 1. See Figure 32-16 for an example of Manchester error detection during data phase.

Figure 32-15. Preamble Pattern Mismatch





Figure 32-16. Manchester Error Flag





When the start frame delimiter is a sync pattern (ONEBIT field at 0), both command and data delimiter are supported. If a valid sync is detected, the received character is written as RXCHR field in the US\_RHR and the RXSYNH is updated. RXCHR is set to 1 when the received character is a command, and it is set to 0 if the received character is a data. This mechanism alleviates and simplifies the direct memory access as the character contains its own sync field in the same register.


As the decoder is set up to be used in unipolar mode, the first bit of the frame has to be a zero-to-one transition.

# 32.7.3.6 Radio Interface: Manchester Encoded USART Application

This section describes low data rate RF transmission systems and their integration with a Manchester encoded USART. These systems are based on transmitter and receiver ICs that support ASK and FSK modulation schemes.

The goal is to perform full duplex radio transmission of characters using two different frequency carriers. See the configuration in Figure 32-17.

Figure 32-17. Manchester Encoded Characters RF Transmission



The USART module is configured as a Manchester encoder/decoder. Looking at the downstream communication channel, Manchester encoded characters are serially sent to the RF emitter. This may also include a user defined preamble and a start frame delimiter. Mostly, preamble is used in the RF receiver to distinguish between a valid data from a transmitter and signals due to noise. The Manchester stream is then modulated. See Figure 32-18 for an example of ASK modulation scheme. When a logic one is sent to the ASK modulator, the power amplifier, referred to as PA, is enabled and transmits an RF signal at downstream frequency. When a logic zero is transmitted, the RF signal is turned off. If the FSK modulator is activated, two different frequencies are used to transmit data. When a logic 1 is sent, the modulator outputs an RF signal at frequency F0 and switches to F1 if the data sent is a 0. See Figure 32-19.

From the receiver side, another carrier frequency is used. The RF receiver performs a bit check operation examining demodulated data stream. If a valid pattern is detected, the receiver switches to receiving mode. The demodulated stream is sent to the Manchester decoder. Because of bit checking inside RF IC, the data transferred to the microcontroller is reduced by a user-defined number of bits. The Manchester preamble length is to be defined in accordance with the RF IC configuration.

Figure 32-18. ASK Modulator Output





Figure 32-19. FSK Modulator Output




# 32.7.3.7 Synchronous Receiver

In synchronous mode (SYNC = 1), the receiver samples the RXD signal on each rising edge of the Baud Rate Clock. If a low level is detected, it is considered as a start. All data bits, the parity bit and the stop bits are sampled and the receiver waits for the next start bit. Synchronous mode operations provide a high speed transfer capability.

Configuration fields and bits are the same as in asynchronous mode.

Figure 32-20 illustrates a character reception in synchronous mode.

Figure 32-20. Synchronous Mode Character Reception




# 32.7.3.8 Receiver Operations

When a character reception is completed, it is transferred to the Receive Holding Register (US\_RHR) and the RXRDY bit in the Status Register (US\_CSR) rises. If a character is completed while the RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US\_RHR and overwrites the previous one. The OVRE bit is cleared by writing the Control Register (US\_CR) with the RSTSTA (Reset Status) bit at 1.



Figure 32-21. Receiver Status



# 32.7.3.9 Parity

The USART supports five parity modes selected by programming the PAR field in the Mode Register (US\_MR). The PAR field also enables the Multidrop mode, see "Multidrop Mode" on page 591. Even and odd parity bit generation and error detection are supported.

If even parity is selected, the parity generator of the transmitter drives the parity bit at 0 if a number of 1s in the character data bit is even, and at 1 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If odd parity is selected, the parity generator of the transmitter drives the parity bit at 1 if a number of 1s in the character data bit is even, and at 0 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If the mark parity is used, the parity generator of the transmitter drives the parity bit at 1 for all characters. The receiver parity checker reports an error if the parity bit is sampled at 0. If the space parity is used, the parity generator of the transmitter drives the parity bit at 0 for all characters. The receiver parity checker reports an error if the parity bit is sampled at 1. If parity is disabled, the transmitter does not generate any parity bit and the receiver does not report any parity error.

Table 32-9 shows an example of the parity bit for the character 0x41 (character ASCII "A") depending on the configuration of the USART. Because there are two bits at 1, 1 bit is added when a parity is odd, or 0 is added when a parity is even.


Table 32-9. Parity Bit Examples

Character	Hexadecimal	Binary	Parity Bit	Parity Mode
A	0x41	0100 0001	1	Odd
А	0x41	0100 0001	0	Even
A	0x41	0100 0001	1	Mark
A	0x41	0100 0001	0	Space
А	0x41	0100 0001	None	None

When the receiver detects a parity error, it sets the PARE (Parity Error) bit in the Channel Status Register (US\_CSR). The PARE bit can be cleared by writing the Control Register (US\_CR) with the RSTSTA bit at 1. Figure 32-22 illustrates the parity bit status setting and clearing.



Figure 32-22. Parity Error



# 32.7.3.10 Multidrop Mode

If the PAR field in the Mode Register (US\_MR) is programmed to the value 0x6 or 0x07, the USART runs in Multidrop Mode. This mode differentiates the data characters and the address characters. Data is transmitted with the parity bit at 0 and addresses are transmitted with the parity bit at 1.

If the USART is configured in multidrop mode, the receiver sets the PARE parity error bit when the parity bit is high and the transmitter is able to send a character with the parity bit high when the Control Register is written with the SENDA bit at 1.

To handle parity error, the PARE bit is cleared when the Control Register is written with the bit RSTSTA at 1.

The transmitter sends an address byte (parity bit set) when SENDA is written to US\_CR. In this case, the next byte written to US\_THR is transmitted as an address. Any character written in US\_THR without having written the command SENDA is transmitted normally with the parity at 0.



# 32.7.3.11 Transmitter Timeguard

The timeguard feature enables the USART interface with slow remote devices.

The timeguard function enables the transmitter to insert an idle state on the TXD line between two characters. This idle state actually acts as a long stop bit.

The duration of the idle state is programmed in the TG field of the Transmitter Timeguard Register (US\_TTGR). When this field is programmed at zero no timeguard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in TG in addition to the number of stop bits.

As illustrated in Figure 32-23, the behavior of TXRDY and TXEMPTY status bits is modified by the programming of a timeguard. TXRDY rises only when the start bit of the next character is sent, and thus remains at 0 during the timeguard transmission if a character has been written in US\_THR. TXEMPTY remains low until the timeguard transmission is completed as the timeguard is part of the current character being transmitted.

Figure 32-23. Timeguard Operations




Table 32-10 indicates the maximum length of a timeguard period that the transmitter can handle in relation to the function of the Baud Rate.

Table 32-10. Maximum Timeguard Length Depending on Baud Rate

Baud Rate (bit/s)	Bit Time (μs)	Timeguard (ms)
1 200	833	212.50
9 600	104	26.56
14400	69.4	17.71
19200	52.1	13.28
28800	34.7	8.85
33400	29.9	7.63
56000	17.9	4.55
57600	17.4	4.43
115200	8.7	2.21

#### 32.7.3.12 Receiver Time-out

The Receiver Time-out provides support in handling variable-length frames. This feature detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the Channel Status Register (US\_CSR) rises and can generate an interrupt, thus indicating to the driver an end of frame.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of the Receiver Time-out Register (US\_RTOR). If the TO field is programmed at 0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in US\_CSR remains at 0. Otherwise, the receiver loads a 16-bit counter with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in the Status Register rises. Then, the user can either:

- Stop the counter clock until a new character is received. This is performed by writing the Control Register (US\_CR) with the STTTO (Start Time-out) bit at 1. In this case, the idle state on RXD before a new character is received will not provide a time-out. This prevents having to handle an interrupt before a character is received and allows waiting for the next idle state on RXD after a frame is received.
- Obtain an interrupt while no character is received. This is performed by writing US\_CR with the RETTO
  (Reload and Start Time-out) bit at 1. If RETTO is performed, the counter starts counting down immediately
  from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for
  example when no key is pressed on a keyboard.

If STTTO is performed, the counter clock is stopped until a first character is received. The idle state on RXD before the start of the frame does not provide a time-out. This prevents having to obtain a periodic interrupt and enables a wait of the end of frame when the idle state on RXD is detected.

If RETTO is performed, the counter starts counting down immediately from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for example when no key is pressed on a keyboard.

Figure 32-24 shows the block diagram of the Receiver Time-out feature.

Figure 32-24. Receiver Time-out Block Diagram






Table 32-11 gives the maximum time-out period for some standard baud rates.

Table 32-11. Maximum Time-out Period


Baud Rate (bit/s)	Bit Time (μs)	Time-out (ms)
600	1 667	109 225
1 200	833	54 613
2 400	417	27 306
4 800	208	13 653
9 600	104	6 827
14400	69	4 551
19200	52	3 413
28800	35	2 276
33400	30	1 962
56000	18	1 170
57600	17	1 138
200000	5	328

# 32.7.3.13 Framing Error

The receiver is capable of detecting framing errors. A framing error happens when the stop bit of a received character is detected at level 0. This can occur if the receiver and the transmitter are fully desynchronized.

A framing error is reported on the FRAME bit of the Channel Status Register (US\_CSR). The FRAME bit is asserted in the middle of the stop bit as soon as the framing error is detected. It is cleared by writing the Control Register (US\_CR) with the RSTSTA bit at 1.

Figure 32-25. Framing Error Status



# 32.7.3.14 Transmit Break

The user can request the transmitter to generate a break condition on the TXD line. A break condition drives the TXD line low during at least one complete character. It appears the same as a 0x00 character sent with the parity and the stop bits at 0. However, the transmitter holds the TXD line at least during one character until the user requests the break condition to be removed.

A break is transmitted by writing the Control Register (US\_CR) with the STTBRK bit at 1. This can be performed at any time, either while the transmitter is empty (no character in either the Shift Register or in US\_THR) or when a



character is being transmitted. If a break is requested while a character is being shifted out, the character is first completed before the TXD line is held low.

Once STTBRK command is requested further STTBRK commands are ignored until the end of the break is completed.

The break condition is removed by writing US\_CR with the STPBRK bit at 1. If the STPBRK is requested before the end of the minimum break duration (one character, including start, data, parity and stop bits), the transmitter ensures that the break condition completes.

The transmitter considers the break as though it is a character, i.e., the STTBRK and STPBRK commands are taken into account only if the TXRDY bit in US\_CSR is at 1 and the start of the break condition clears the TXRDY and TXEMPTY bits as if a character is processed.

Writing US\_CR with the both STTBRK and STPBRK bits at 1 can lead to an unpredictable result. All STPBRK commands requested without a previous STTBRK command are ignored. A byte written into the Transmit Holding Register while a break is pending, but not started, is ignored.

After the break condition, the transmitter returns the TXD line to 1 for a minimum of 12 bit times. Thus, the transmitter ensures that the remote receiver detects correctly the end of break and the start of the next character. If the timeguard is programmed with a value higher than 12, the TXD line is held high for the timeguard period.

After holding the TXD line for this period, the transmitter resumes normal operations.

Figure 32-26 illustrates the effect of both the Start Break (STTBRK) and Stop Break (STPBRK) commands on the TXD line.




Figure 32-26. Break Transmission

#### 32.7.3.15 Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. This corresponds to detecting a framing error with data at 0x00, but FRAME remains low.

When the low stop bit is detected, the receiver asserts the RXBRK bit in US\_CSR. This bit may be cleared by writing the Control Register (US\_CR) with the bit RSTSTA at 1.


An end of receive break is detected by a high level for at least 2/16 of a bit period in asynchronous operating mode or one sample at high level in synchronous operating mode. The end of break detection also asserts the RXBRK bit.



# 32.7.3.16 Hardware Handshaking

The USART features a hardware handshaking out-of-band flow control. The RTS and CTS pins are used to connect with the remote device, as shown in Figure 32-27.

Figure 32-27. Connection with a Remote Device for Hardware Handshaking



Setting the USART to operate with hardware handshaking is performed by writing the USART\_MODE field in the Mode Register (US\_MR) to the value 0x2.

The USART behavior when hardware handshaking is enabled is the same as the behavior in standard synchronous or asynchronous mode, except that the receiver drives the RTS pin as described below and the level on the CTS pin modifies the behavior of the transmitter as described below. Using this mode requires using the PDC channel for reception. The transmitter can handle hardware handshaking in any case.

Figure 32-28 shows how the receiver operates if hardware handshaking is enabled. The RTS pin is driven high if the receiver is disabled and if the status RXBUFF (Receive Buffer Full) coming from the PDC channel is high. Normally, the remote device does not start transmitting while its CTS pin (driven by RTS) is high. As soon as the Receiver is enabled, the RTS falls, indicating to the remote device that it can start transmitting. Defining a new buffer to the PDC clears the status bit RXBUFF and, as a result, asserts the pin RTS low.

Figure 32-28. Receiver Behavior when Operating with Hardware Handshaking





Figure 32-29 shows how the transmitter operates if hardware handshaking is enabled. The CTS pin disables the transmitter. If a character is being processing, the transmitter is disabled only after the completion of the current character and transmission of the next character happens as soon as the pin CTS falls.

Figure 32-29. Transmitter Behavior when Operating with Hardware Handshaking





# 32.7.4 ISO7816 Mode

The USART features an ISO7816-compatible operating mode. This mode permits interfacing with smart cards and Security Access Modules (SAM) communicating through an ISO7816 link. Both T=0 and T=1 protocols defined by the ISO7816 specification are supported.


Setting the USART in ISO7816 mode is performed by writing the USART\_MODE field in the Mode Register (US\_MR) to the value 0x4 for protocol T = 0 and to the value 0x5 for protocol T = 1.

#### 32.7.4.1 ISO7816 Mode Overview

The ISO7816 is a half duplex communication on only one bidirectional line. The baud rate is determined by a division of the clock provided to the remote device (see "Baud Rate Generator" on page 578).

The USART connects to a smart card as shown in Figure 32-30. The TXD line becomes bidirectional and the Baud Rate Generator feeds the ISO7816 clock on the SCK pin. As the TXD pin becomes bidirectional, its output remains driven by the output of the transmitter but only when the transmitter is active while its input is directed to the input of the receiver. The USART is considered as the master of the communication as it generates the clock.

Figure 32-30. Connection of a Smart Card to the USART



When operating in ISO7816, either in T = 0 or T = 1 modes, the character format is fixed. The configuration is 8 data bits, even parity and 1 or 2 stop bits, regardless of the values programmed in the CHRL, MODE9, PAR and CHMODE fields. MSBF can be used to transmit LSB or MSB first. Parity Bit (PAR) can be used to transmit in normal or inverse mode. Refer to "USART Mode Register" on page 625 and "PAR: Parity Type" on page 626.

The USART cannot operate concurrently in both receiver and transmitter modes as the communication is unidirectional at a time. It has to be configured according to the required mode by enabling or disabling either the receiver or the transmitter as desired. Enabling both the receiver and the transmitter at the same time in ISO7816 mode may lead to unpredictable results.

The ISO7816 specification defines an inverse transmission format. Data bits of the character must be transmitted on the I/O line at their negative value. The USART does not support this format and the user has to perform an exclusive OR on the data before writing it in the Transmit Holding Register (US\_THR) or after reading it in the Receive Holding Register (US\_RHR).

#### 32.7.4.2 Protocol T = 0

In T = 0 protocol, a character is made up of one start bit, eight data bits, one parity bit and one guard time, which lasts two bit times. The transmitter shifts out the bits and does not drive the I/O line during the guard time.

If no parity error is detected, the I/O line remains at 1 during the guard time and the transmitter can continue with the transmission of the next character, as shown in Figure 32-31.

If a parity error is detected by the receiver, it drives the I/O line at 0 during the guard time, as shown in Figure 32-32. This error bit is also named NACK, for Non Acknowledge. In this case, the character lasts 1 bit time more, as the guard time length is the same and is added to the error bit time which lasts 1 bit time.

When the USART is the receiver and it detects an error, it does not load the erroneous character in the Receive Holding Register (US\_RHR). It appropriately sets the PARE bit in the Status Register (US\_SR) so that the software can handle the error.



Figure 32-31. T = 0 Protocol without Parity Error





Figure 32-32. T = 0 Protocol with Parity Error



#### **Receive Error Counter**

The USART receiver also records the total number of errors. This can be read in the Number of Error (US\_NER) register. The NB\_ERRORS field can record up to 255 errors. Reading US\_NER automatically clears the NB\_ERRORS field.

#### **Receive NACK Inhibit**

The USART can also be configured to inhibit an error. This can be achieved by setting the INACK bit in the Mode Register (US\_MR). If INACK is at 1, no error signal is driven on the I/O line even if a parity bit is detected, but the INACK bit is set in the Status Register (US\_SR). The INACK bit can be cleared by writing the Control Register (US\_CR) with the RSTNACK bit at 1.

Moreover, if INACK is set, the erroneous received character is stored in the Receive Holding Register, as if no error occurred. However, the RXRDY bit does not raise.

#### **Transmit Character Repetition**

When the USART is transmitting a character and gets a NACK, it can automatically repeat the character before moving on to the next one. Repetition is enabled by writing the MAX\_ITERATION field in the Mode Register (US\_MR) at a value higher than 0. Each character can be transmitted up to eight times; the first transmission plus seven repetitions.

If MAX\_ITERATION does not equal zero, the USART repeats the character as many times as the value loaded in MAX\_ITERATION.

When the USART repetition number reaches MAX\_ITERATION, the ITERATION bit is set in the Channel Status Register (US\_CSR). If the repetition of the character is acknowledged by the receiver, the repetitions are stopped and the iteration counter is cleared.

The ITERATION bit in US\_CSR can be cleared by writing the Control Register with the RSIT bit at 1.

### **Disable Successive Receive NACK**

The receiver can limit the number of successive NACKs sent back to the remote transmitter. This is programmed by setting the bit DSNACK in the Mode Register (US\_MR). The maximum number of NACK transmitted is programmed in the MAX\_ITERATION field. As soon as MAX\_ITERATION is reached, the character is considered as correct, an acknowledge is sent on the line and the ITERATION bit in the Channel Status Register is set.



# 32.7.4.3 Protocol T = 1


When operating in ISO7816 protocol T = 1, the transmission is similar to an asynchronous format with only one stop bit. The parity is generated when transmitting and checked when receiving. Parity error detection sets the PARE bit in the Channel Status Register (US\_CSR).

#### 32.7.5 IrDA Mode

The USART features an IrDA mode supplying half-duplex point-to-point wireless communication. It embeds the modulator and demodulator which allows a glueless connection to the infrared transceivers, as shown in Figure 32-33. The modulator and demodulator are compliant with the IrDA specification version 1.1 and support data transfer speeds ranging from 2.4 Kb/s to 115.2 Kb/s.

The USART IrDA mode is enabled by setting the USART\_MODE field in the Mode Register (US\_MR) to the value 0x8. The IrDA Filter Register (US\_IF) allows configuring the demodulator filter. The USART transmitter and receiver operate in a normal asynchronous mode and all parameters are accessible. Note that the modulator and the demodulator are activated.

Figure 32-33. Connection to IrDA Transceivers



The receiver and the transmitter must be enabled or disabled according to the direction of the transmission to be managed.

To receive IrDA signals, the following needs to be done:

- Disable TX and Enable RX
- Configure the TXD pin as PIO and set it as an output at 0 (to avoid LED emission). Disable the internal pullup (better for power consumption).
- Receive data

### 32.7.5.1 IrDA Modulation

For baud rates up to and including 115.2 kbits/s, the RZI modulation scheme is used. "0" is represented by a light pulse of 3/16th of a bit time. Some examples of signal pulse duration are shown in Table 32-12.


Table 32-12. IrDA Pulse Duration

Baud Rate	Pulse Duration (3/16)
2.4 kbit/s	78.13 µs
9.6 kbit/s	19.53 µs
19.2 kbit/s	9.77 μs
38.4 kbit/s	4.88 μs
57.6 kbit/s	3.26 µs
115.2 kbit/s	1.63 µs



Figure 32-34 shows an example of character transmission.

Figure 32-34. IrDA Modulation



# 32.7.5.2 IrDA Baud Rate

Table 32-13 gives some examples of CD values, baud rate error and pulse duration. Note that the requirement on the maximum acceptable error of ±1.87% must be met.

Table 32-13. IrDA Baud Rate Error


Peripheral Clock	Baud Rate (bit/s)	CD	Baud Rate Error	Pulse Time (µs)
3 686 400	115 200	2	0.00%	1.63
20 000 000	115 200	11	1.38%	1.63
32 768 000	115 200	18	1.25%	1.63
40 000 000	115 200	22	1.38%	1.63
3 686 400	57 600	4	0.00%	3.26
20 000 000	57 600	22	1.38%	3.26
32 768 000	57 600	36	1.25%	3.26
40 000 000	57 600	43	0.93%	3.26
3 686 400	38 400	6	0.00%	4.88
20 000 000	38 400	33	1.38%	4.88
32 768 000	38 400	53	0.63%	4.88
40 000 000	38 400	65	0.16%	4.88
3 686 400	19 200	12	0.00%	9.77
20 000 000	19 200	65	0.16%	9.77
32 768 000	19 200	107	0.31%	9.77
40 000 000	19 200	130	0.16%	9.77
3 686 400	9 600	24	0.00%	19.53
20 000 000	9 600	130	0.16%	19.53
32 768 000	9 600	213	0.16%	19.53
40 000 000	9 600	260	0.16%	19.53
3 686 400	2 400	96	0.00%	78.13
20 000 000	2 400	521	0.03%	78.13
32 768 000	2 400	853	0.04%	78.13

#### 32.7.5.3 IrDA Demodulator

The demodulator is based on the IrDA Receive filter comprised of an 8-bit down counter which is loaded with the value programmed in US\_IF. When a falling edge is detected on the RXD pin, the Filter Counter starts counting down at the Master Clock (MCK) speed. If a rising edge is detected on the RXD pin, the counter stops and is reloaded with US\_IF. If no rising edge is detected when the counter reaches 0, the input of the receiver is driven low during one bit time.

Figure 32-35 illustrates the operations of the IrDA demodulator.

Figure 32-35. IrDA Demodulator Operations




As the IrDA mode uses the same logic as the ISO7816, note that the FI\_DI\_RATIO field in US\_FIDI must be set to a value higher than 0 in order to assure IrDA communications operate correctly.

#### 32.7.6 RS485 Mode

The USART features the RS485 mode to enable line driver control. While operating in RS485 mode, the USART behaves as though in asynchronous or synchronous mode and configuration of all the parameters is possible. The difference is that the RTS pin is driven high when the transmitter is operating. The behavior of the RTS pin is controlled by the TXEMPTY bit. A typical connection of the USART to a RS485 bus is shown in Figure 32-36.

Figure 32-36. Typical Connection to a RS485 Bus




The USART is set in RS485 mode by programming the USART\_MODE field in the Mode Register (US\_MR) to the value 0x1.

The RTS pin is at a level inverse to the TXEMPTY bit. Significantly, the RTS pin remains high when a timeguard is programmed so that the line can remain driven after the last character completion. Figure 32-37 gives an example of the RTS waveform during a character transmission when the timeguard is enabled.



Figure 32-37. Example of RTS Drive with Timeguard



# 32.7.7 SPI Mode

The Serial Peripheral Interface (SPI) Mode is a synchronous serial data link that provides communication with external devices in Master or Slave Mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turns being masters and one master may simultaneously shift data into multiple slaves. (Multiple Master Protocol is the opposite of Single Master Protocol, where one CPU is always the master while all of the others are always slaves.) However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when its NSS signal is asserted by the master. The USART in SPI Master mode can address only one SPI Slave because it can generate only one NSS signal.

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input of the slave.
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The
  master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is
  transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

#### 32.7.7.1 Modes of Operation

The USART can operate in SPI Master Mode or in SPI Slave Mode.

Operation in SPI Master Mode is programmed by writing at 0xE the USART\_MODE field in the Mode Register. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS



Operation in SPI Slave Mode is programmed by writing at 0xF the USART\_MODE field in the Mode Register. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredicted behavior, any change of the SPI Mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See Section 32.7.8.2).

#### 32.7.7.2 Baud Rate

In SPI Mode, the baudrate generator operates in the same way as in USART synchronous mode: See "Baud Rate in Synchronous Mode or SPI Mode" on page 580. However, there are some restrictions:

#### In SPI Master Mode:

- The external clock SCK must not be selected (USCLKS ≠ 0x3), and the bit CLKO must be set to "1" in the Mode Register (US\_MR), in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD of must be superior or equal to 6.
- If the internal clock divided (MCK/DIV) is selected, the value programmed in CD must be even to ensure a 50:50 mark/space ratio on the SCK pin, this value can be odd if the internal clock is selected (MCK).

#### In SPI Slave Mode:

- The external clock (SCK) selection is forced regardless of the value of the USCLKS field in the Mode Register (US\_MR). Likewise, the value written in US\_BRGR has no effect, because the clock is provided directly by the signal on the USART SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the external clock (SCK) frequency must be at least 4 times lower than the system clock.

#### 32.7.7.3 Data Transfer

Up to 9 data bits are successively shifted out on the TXD pin at each rising or falling edge (depending of CPOL and CPHA) of the programmed serial clock. There is no Start bit, no Parity bit and no Stop bit.

The number of data bits is selected by the CHRL field and the MODE 9 bit in the Mode Register (US\_MR). The 9 bits are selected by setting the MODE 9 bit regardless of the CHRL field. The MSB data bit is always sent first in SPI Mode (Master or Slave).

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the Mode Register. The clock phase is programmed with the CPHA bit. These two parameters determine the edges of the clock signal upon which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are used and fixed in different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.

Table 32-14. SPI Bus Protocol Mode

SPI Bus Protocol Mode	CPOL	СРНА
0	0	1
1	0	0
2	1	1
3	1	0



Figure 32-38. SPI Transfer Format (CPHA = 1, 8 bits per transfer)





Figure 32-39. SPI Transfer Format (CPHA = 0, 8 bits per transfer)



# 32.7.7.4 Receiver and Transmitter Control

See "Receiver and Transmitter Control" on page 582.

# 32.7.7.5 Character Transmission

The characters are sent by writing in the Transmit Holding Register (US\_THR). The transmitter reports two status bits in the Channel Status Register (US\_CSR): TXRDY (Transmitter Ready), which indicates that US\_THR is empty and TXEMPTY, which indicates that all the characters written in US\_THR have been processed. When the



current character processing is completed, the last character written in US\_THR is transferred into the Shift Register of the transmitter and US\_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US\_THR while TXRDY is low has no effect and the written character is lost.

If the USART is in SPI Slave Mode and if a character must be sent while the Transmit Holding Register (US\_THR) is empty, the UNRE (Underrun Error) bit is set. The TXD transmission line stays at high level during all this time. The UNRE bit is cleared by writing the Control Register (US\_CR) with the RSTSTA (Reset Status) bit at 1.

In SPI Master Mode, the slave select line (NSS) is asserted at low level one  $t_{bit}$  ( $t_{bit}$  being the nominal time required to transmit a bit) before the transmission of the MSB bit and released at high level one  $t_{bit}$  after the transmission of the LSB bit. So, the slave select line (NSS) is always released between each character transmission and a minimum delay of three  $t_{bit}$  always inserted. However, in order to address slave devices supporting the CSAAT mode (Chip Select Active After Transfer), the slave select line (NSS) can be forced at low level by writing the Control Register (US\_CR) with the RTSEN bit at 1. The slave select line (NSS) can be released at high level only by writing the Control Register (US\_CR) with the RTSDIS bit at 1 (for example, when all data have been transferred to the slave device).

In SPI Slave Mode, the transmitter does not require a falling edge of the slave select line (NSS) to initiate a character transmission but only a low level. However, this low level must be present on the slave select line (NSS) at least one  $t_{\rm bit}$  before the first serial clock cycle corresponding to the MSB bit.

# 32.7.7.6 Character Reception

When a character reception is completed, it is transferred to the Receive Holding Register (US\_RHR) and the RXRDY bit in the Status Register (US\_CSR) rises. If a character is completed while RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US\_RHR and overwrites the previous one. The OVRE bit is cleared by writing the Control Register (US\_CR) with the RSTSTA (Reset Status) bit at 1.

To ensure correct behavior of the receiver in SPI Slave Mode, the master device sending the frame must ensure a minimum delay of one  $t_{\text{bit}}$  between each character transmission. The receiver does not require a falling edge of the slave select line (NSS) to initiate a character reception but only a low level. However, this low level must be present on the slave select line (NSS) at least one  $t_{\text{bit}}$  before the first serial clock cycle corresponding to the MSB bit.

#### 32.7.7.7 Receiver Timeout

Because the receiver baud rate clock is active only during data transfers in SPI Mode, a receiver timeout is impossible in this mode, whatever the Time-out value is (field TO) in the Time-out Register (US\_RTOR).

# 32.7.8 LIN Mode

The LIN Mode provides Master node and Slave node connectivity on a LIN bus.

The LIN (Local Interconnect Network) is a serial communication protocol which efficiently supports the control of mechatronic nodes in distributed automotive applications.

The main properties of the LIN bus are:

- Single Master/Multiple Slaves concept
- Low cost silicon implementation based on common UART/SCI interface hardware, an equivalent in software, or as a pure state machine.
- Self synchronization without quartz or ceramic resonator in the slave nodes
- Deterministic signal transmission
- Low cost single-wire implementation
- Speed up to 20 kbit/s

LIN provides cost efficient bus communication where the bandwidth and versatility of CAN are not required.



The LIN Mode enables processing LIN frames with a minimum of action from the microprocessor.

# 32.7.8.1 Modes of operation

The USART can act either as a LIN Master node or as a LIN Slave node.

The node configuration is chosen by setting the USART\_MODE field in the USART3 Mode register (US\_MR):

- LIN Master Node (USART\_MODE = 0xA)
- LIN Slave Node (USART\_MODE = 0xB)

In order to avoid unpredicted behavior, any change of the LIN node configuration must be followed by a software reset of the transmitter and of the receiver (except the initial node configuration after a hardware reset). (See Section 32.7.8.2)

#### 32.7.8.2 Receiver and Transmitter Control

See "Receiver and Transmitter Control" on page 582.

#### 32.7.8.3 Character Transmission

See "Transmitter Operations" on page 582.

# 32.7.8.4 Character Reception

See "Receiver Operations" on page 589.

# 32.7.8.5 Header Transmission (Master Node Configuration)

All the LIN Frames start with a header which is sent by the master node and consists of a Synch Break Field, Synch Field and Identifier Field.

So in Master node configuration, the frame handling starts with the sending of the header.


The header is transmitted as soon as the identifier is written in the LIN Identifier register (US\_LINIR). At this moment the flag TXRDY falls.

The Break Field, the Synch Field and the Identifier Field are sent automatically one after the other.

The Break Field consists of 13 dominant bits and 1 recessive bit, the Synch Field is the character 0x55 and the Identifier corresponds to the character written in the LIN Identifier Register (US\_LINIR). The Identifier parity bits can be automatically computed and sent (see Section 32.7.8.8).

The flag TXRDY rises when the identifier character is transferred into the Shift Register of the transmitter. As soon as the Synch Break Field is transmitted, the flag LINBK in the Channel Status register (US\_CSR) is set to "1". Likewise, as soon as the Identifier Field is sent, the flag LINID in the Channel Status register (US\_CSR) is set to "1". These flags are reset by writing the bit RSTSTA at "1" in the Control register (US\_CR).

#### Figure 32-40. Header Transmission





# 32.7.8.6 Header Reception (Slave Node Configuration)

All the LIN Frames start with a header which is sent by the master node and consists of a Synch Break Field, Synch Field and Identifier Field.

In Slave node configuration, the frame handling starts with the reception of the header.


The USART uses a break detection threshold of 11 nominal bit times at the actual baud rate. At any time, if 11 consecutive recessive bits are detected on the bus, the USART detects a Break Field. As long as a Break Field has not been detected, the USART stays idle and the received data are not taken in account.

When a Break Field has been detected, the flag LINBK in the Channel Status register (US\_CSR) is set to "1" and the USART expects the Synch Field character to be 0x55. This field is used to update the actual baud rate in order to stay synchronized (see Section 32.7.8.7). If the received Synch character is not 0x55, an Inconsistent Synch Field error is generated (see Section 32.7.8.13).

After receiving the Synch Field, the USART expects to receive the Identifier Field.

When the Identifier Field has been received, the flag LINID in the Channel Status register (US\_CSR) is set to "1". At this moment the field IDCHR in the LIN Identifier register (US\_LINIR) is updated with the received character. The Identifier parity bits can be automatically computed and checked (see Section 32.7.8.8). The flags LINID and LINBK are reset by writing the bit RSTSTA at "1" in the Control register (US\_CR).


Figure 32-41. Header Reception



# 32.7.8.7 Slave Node Synchronization

The synchronization is done only in Slave node configuration. The procedure is based on time measurement between falling edges of the Synch Field. The falling edges are available in distances of 2, 4, 6 and 8 bit times.

Figure 32-42. Synch Field



The time measurement is made by a 19-bit counter clocked by the sampling clock (see Section 32.7.1).


When the start bit of the Synch Field is detected the counter is reset. Then during the next eight  $t_{bit}$  of the Synch Field, the counter is incremented. At the end of these eight  $t_{bit}$ , the counter is stopped. At this moment, the 16 most



significant bits of the counter (value divided by 8) gives the new clock divider (CD) and the 3 least significant bits of this value (the remainder) gives the new fractional part (FP).

When the Synch Field has been received, the clock divider (CD) and the fractional part (FP) are updated in the Baud Rate Generator register (US\_BRGR).

Figure 32-43. Slave Node Synchronization



The accuracy of the synchronization depends on several parameters:

- The nominal clock frequency (f<sub>Nom</sub>) (the theoretical slave node clock frequency)
- The baud rate
- The oversampling (OVER = 0 => 16X or OVER = 1 => 8X)

The following formula is used to compute the deviation of the slave bit rate relative to the master bit rate after synchronization (f<sub>SI AVF</sub> is the real slave node clock frequency).

$$\begin{aligned} \text{Baudrate\_deviation} &= \left(100 \times \frac{\left[\alpha \times 8 \times (2 - \text{Over}) + \beta\right] \times \text{Baudrate}}{8 \times f_{\text{SLAVE}}}\right) \% \\ \text{Baudrate\_deviation} &= \left(100 \times \frac{\left[\alpha \times 8 \times (2 - \text{Over}) + \beta\right] \times \text{Baudrate}}{8 \times \left(\frac{f_{\text{TOL\_UNSYNCH}}}{100}\right) x F_{\text{Nom}}}\right) \% \\ &-0.5 \leq \alpha \leq +0.5 \quad -1 < \beta < +1 \end{aligned}$$

 $f_{TOL\_UNSYNCH}$  is the deviation of the real slave node clock from the nominal clock frequency. The LIN Standard imposes that it must not exceed  $\pm 15\%$ . The LIN Standard imposes also that for communication between two nodes, their bit rate must not differ by more than  $\pm 2\%$ . This means that the Baudrate\_deviation must not exceed  $\pm 1\%$ .

It follows from that, a minimum value for the nominal clock frequency:

$$f_{\text{Nom}}(\text{min}) = \left(100 \times \frac{[0.5 \times 8 \times (2 - \text{Over}) + 1] \times \text{Baudrate}}{8 \times (\frac{-15}{100} + 1) \times 1\%}\right) \text{Hz}$$

# Examples:

- Baudrate = 20 kbit/s, OVER = 0 (Oversampling 16X) => f<sub>Nom</sub>(min) = 2.64 MHz
- Baudrate = 20 kbit/s, OVER = 1 (Oversampling 8X) => f<sub>Nom</sub>(min) = 1.47 MHz
- Baudrate = 1 kbit/s, OVER = 0 (Oversampling 16X) => f<sub>Nom</sub>(min) = 132 kHz
- Baudrate = 1 kbit/s, OVER = 1 (Oversampling 8X) => f<sub>Nom</sub>(min) = 74 kHz

If the fractional baud rate is not used, the accuracy of the synchronization becomes much lower. When the counter is stopped, the 16 most significant bits of the counter (value divided by 8) gives the new clock divider (CD). This value is rounded by adding the first insignificant bit. The equation of the Baudrate deviation is the same as given above, but the constants are as follows:

 $-4 \le \alpha \le +4$   $-1 < \beta < +1$  It follows from that, a minimum value for the nominal

clock frequency:

$$f_{Nom}(min) = \left(100 \times \frac{[4 \times 8 \times (2 - Over) + 1] \times Baudrate}{8 \times \left(\frac{-15}{100} + 1\right) \times 1\%}\right) Hz$$

### Examples:

- Baudrate = 20 kbit/s, OVER = 0 (Oversampling 16X) => f<sub>Nom</sub>(min) = 19.12 MHz
- Baudrate = 20 kbit/s, OVER = 1 (Oversampling 8X) => f<sub>Nom</sub>(min) = 9.71 MHz
- Baudrate = 1 kbit/s, OVER = 0 (Oversampling 16X) => f<sub>Nom</sub>(min) = 956 kHz
- Baudrate = 1 kbit/s, OVER = 1 (Oversampling 8X) => f<sub>Nom</sub>(min) = 485 kHz

# 32.7.8.8 Identifier Parity

A protected identifier consists of two sub-fields; the identifier and the identifier parity. Bits 0 to 5 are assigned to the identifier and bits 6 and 7 are assigned to the parity.

The USART interface can generate/check these parity bits, but this feature can also be disabled. The user can choose between two modes by the PARDIS bit of the LIN Mode register (US\_LINMR):

- PARDIS = 0:
  - During header transmission, the parity bits are computed and sent with the 6 least significant bits of the IDCHR field of the LIN Identifier register (US\_LINIR). The bits 6 and 7 of this register are discarded.
  - During header reception, the parity bits of the identifier are checked. If the parity bits are wrong, an Identifier Parity error occurs (see Section 32.7.3.9). Only the 6 least significant bits of the IDCHR field are updated with the received Identifier. The bits 6 and 7 are stuck at 0.
- PARDIS = 1:
  - During header transmission, all the bits of the IDCHR field of the LIN Identifier register (US\_LINIR) are sent on the bus.
  - During header reception, all the bits of the IDCHR field are updated with the received Identifier.



# 32.7.8.9 Node Action

Depending on the identifier, the node is affected – or not – by the LIN response. Consequently, after sending or receiving the identifier, the USART must be configured. There are three possible configurations:

- PUBLISH: the node sends the response.
- SUBSCRIBE: the node receives the response.
- IGNORE: the node is not concerned by the response, it does not send and does not receive the response.

This configuration is made by the field Node Action (NACT) in the US\_LINMR (see Section 32.8.16).

Example: a LIN cluster that contains a Master and two Slaves:

Data transfer from the Master to the Slave 1 and to the Slave 2:

NACT(Master)=PUBLISH

NACT(Slave1)=SUBSCRIBE

NACT(Slave2)=SUBSCRIBE

Data transfer from the Master to the Slave 1 only:

NACT(Master)=PUBLISH

NACT(Slave1)=SUBSCRIBE

NACT(Slave2)=IGNORE

Data transfer from the Slave 1 to the Master:

NACT(Master)=SUBSCRIBE

NACT(Slave1)=PUBLISH

NACT(Slave2)=IGNORE

Data transfer from the Slave1 to the Slave2:

NACT(Master)=IGNORE

NACT(Slave1)=PUBLISH

NACT(Slave2)=SUBSCRIBE

• Data transfer from the Slave2 to the Master and to the Slave1:

NACT(Master)=SUBSCRIBE

NACT(Slave1)=SUBSCRIBE

NACT(Slave2)=PUBLISH

# 32.7.8.10 Response Data Length

The LIN response data length is the number of data fields (bytes) of the response excluding the checksum.


The response data length can either be configured by the user or be defined automatically by bits 4 and 5 of the Identifier (compatibility to LIN Specification 1.1). The user can choose between these two modes by the DLM bit of the LIN Mode register (US\_LINMR):

- DLM = 0: the response data length is configured by the user via the DLC field of the LIN Mode register (US\_LINMR). The response data length is equal to (DLC + 1) bytes. DLC can be programmed from 0 to 255, so the response can contain from 1 data byte up to 256 data bytes.
- DLM = 1: the response data length is defined by the Identifier (IDCHR in US\_LINIR) according to the table below. The DLC field of the LIN Mode register (US\_LINMR) is discarded. The response can contain 2 or 4 or 8 data bytes.

Table 32-15. Response Data Length if DLM = 1

IDCHR[5]	IDCHR[4]	Response Data Length [bytes]
0	0	2
0	1	2
1	0	4
1	1	8

Figure 32-44. Response Data Length



# 32.7.8.11 Checksum

The last field of a frame is the checksum. The checksum contains the inverted 8- bit sum with carry, over all data bytes or all data bytes and the protected identifier. Checksum calculation over the data bytes only is called classic checksum and it is used for communication with LIN 1.3 slaves. Checksum calculation over the data bytes and the protected identifier byte is called enhanced checksum and it is used for communication with LIN 2.0 slaves.

The USART can be configured to:

- Send/Check an Enhanced checksum automatically (CHKDIS = 0 & CHKTYP = 0)
- Send/Check a Classic checksum automatically (CHKDIS = 0 & CHKTYP = 1)
- Not send/check a checksum (CHKDIS = 1)

This configuration is made by the Checksum Type (CHKTYP) and Checksum Disable (CHKDIS) fields of the LIN Mode register (US\_LINMR).

If the checksum feature is disabled, the user can send it manually all the same, by considering the checksum as a normal data byte and by adding 1 to the response data length (see Section 32.7.8.10).



#### 32.7.8.12 Frame Slot Mode

This mode is useful only for Master nodes. It respects the following rule: each frame slot shall be longer than or equal to  $t_{Frame\ Maximum}$ .

If the Frame Slot Mode is enabled (FSDIS = 0) and a frame transfer has been completed, the TXRDY flag is set again only after  $t_{\text{Frame\_Maximum}}$  delay, from the start of frame. So the Master node cannot send a new header if the frame slot duration of the previous frame is inferior to  $t_{\text{Frame\_Maximum}}$ .

If the Frame Slot Mode is disabled (FDIS = 1) and a frame transfer has been completed, the TXRDY flag is set again immediately.

The t<sub>Frame Maximum</sub> is calculated as below:

If the Checksum is sent (CHKDIS = 0):


- t<sub>Header\_Nominal</sub> = 34 x t<sub>bit</sub>
- $t_{Response\_Nominal} = 10 x (NData + 1) x t_{bit}$
- $t_{Frame\_Maximum} = 1.4 \text{ x } (t_{Header\_Nominal} + t_{Response\_Nominal} + 1)^{(1)}$
- $t_{Frame\ Maximum} = 1.4 \times (34 + 10 \times (DLC + 1 + 1) + 1) \times t_{bit}$
- $t_{Frame\ Maximum} = (77 + 14 \times DLC) \times t_{bit}$

If the Checksum is not sent (CHKDIS = 1):

- $t_{Header\_Nominal} = 34 \times t_{bit}$
- $t_{Response\_Nominal} = 10 \text{ x NData x } t_{bit}$
- $t_{\text{Frame Maximum}} = 1.4 \text{ x } (t_{\text{Header Nominal}} + t_{\text{Response Nominal}} + 1^{(1)})$
- $t_{Frame\ Maximum} = 1.4 \text{ x } (34 + 10 \text{ x } (DLC + 1) + 1) \text{ x } t_{bit}$
- $t_{Frame\_Maximum} = (63 + 14 \times DLC) \times t_{hit}$

Note: 1. The term "+1" leads to an integer result for t<sub>Frame Max</sub> (LIN Specification 1.3)

Figure 32-45. Frame Slot Mode



# 32.7.8.13 LIN Errors

#### **Bit Error**

This error is generated when the USART is transmitting and if the transmitted value on the Tx line is different from the value sampled on the Rx line.

If a bit error is detected, the transmission is aborted at the next byte border.



### **Inconsistent Synch Field Error**

This error is generated in Slave node configuration if the Synch Field character received is other than 0x55.

#### **Parity Error**

This error is generated if the parity of the identifier is wrong. This error can be generated only if the parity feature is enabled (PARDIS = 0).

#### **Checksum Error**

This error is set if the received checksum is wrong. This error can be generated only if the checksum feature is enabled (CHKDIS = 0).

#### **Slave Not Responding Error**

This error is set when the USART expects a response from another node (NACT = SUBSCRIBE) but no valid message appears on the bus within the time frame given by the maximum length of the message frame, TFrame\_Maximum (see Section 32.7.8.12). This error is disabled if the USART does not expect any message (NACT = PUBLISH or NACT = IGNORE).

### 32.7.8.14 LIN Frame Handling

### **Master Node Configuration**

- Write TXEN and RXEN in US\_CR to enable both the transmitter and the receiver.
- Write USART\_MODE in US\_MR to select the LIN mode and the Master Node configuration.
- Write CD and FP in US\_BRGR to configure the baud rate.
- Write NACT, PARDIS, CHKDIS, CHKTYPE, DLCM, FDIS and DLC in US\_LINMR to configure the frame transfer.
- Check that TXRDY in US CSR is set to "1"

Write IDCHR in US LINIR to send the header

What comes next depends on the NACT configuration:

- Case 1: NACT = PUBLISH, the USART sends the response
  - Wait until TXRDY in US CSR rises
  - Write TCHR in US THR to send a byte
  - If all the data have not been written, redo the two previous steps
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors
- Case 2: NACT = SUBSCRIBE, the USART receives the response
  - Wait until RXRDY in US\_CSR rises
  - Read RCHR in US RHR
  - If all the data have not been read, redo the two previous steps
  - Wait until LINTC in US CSR rises
  - Check the LIN errors
- Case 3: NACT = IGNORE, the USART is not concerned by the response
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors.



Figure 32-46. Master Node Configuration, NACT = PUBLISH




Figure 32-47. Master Node Configuration, NACT = SUBSCRIBE





Figure 32-48. Master Node Configuration, NACT = IGNORE



### **Slave Node Configuration**

- Write TXEN and RXEN in US CR to enable both the transmitter and the receiver.
- Write USART\_MODE in US\_MR to select the LIN mode and the Slave Node configuration.
- Write CD and FP in US\_BRGR to configure the baud rate.
- Wait until LINID in US\_CSR rises
- Check LINISFE and LINPE errors
- Read IDCHR in US\_RHR

Write NACT, PARDIS, CHKDIS, CHKTYPE, DLCM and DLC in US\_LINMR to configure the frame transfer.

<u>IMPORTANT</u>: if the NACT configuration for this frame is PUBLISH, the US\_LINMR, must be write with NACT = PUBLISH even if this field is already correctly configured, in order to set the TXREADY flag and the corresponding PDC write transfer request.

What comes next depends on the NACT configuration:

- Case 1: NACT = PUBLISH, the LIN controller sends the response
  - Wait until TXRDY in US\_CSR rises
  - Write TCHR in US\_THR to send a byte
  - If all the data have not been written, redo the two previous steps
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors
- Case 2: NACT = SUBSCRIBE, the USART receives the response
  - Wait until RXRDY in US CSR rises
  - Read RCHR in US\_RHR
  - If all the data have not been read, redo the two previous steps
  - Wait until LINTC in US CSR rises
  - Check the LIN errors
- Case 3: NACT = IGNORE, the USART is not concerned by the response
  - Wait until LINTC in US\_CSR rises
  - Check the LIN errors

Figure 32-49. Slave Node Configuration, NACT = PUBLISH






Figure 32-50. Slave Node Configuration, NACT = SUBSCRIBE





Figure 32-51. Slave Node Configuration, NACT = IGNORE



### 32.7.8.15 LIN Frame Handling With the Peripheral DMA Controller

The USART can be used in association with the Peripheral DMA Controller (PDC) in order to transfer data directly into/from the on- and off-chip memories without any processor intervention.

The PDC uses the trigger flags, TXRDY and RXRDY, to write or read into the USART. The PDC always writes in the Transmit Holding register (US\_THR) and it always reads in the Receive Holding register (US\_RHR). The size of the data written or read by the PDC in the USART is always a byte.

### **Master Node Configuration**

The user can choose between two PDC modes by the PDCM bit in the LIN Mode register (US\_LINMR):

- PDCM = 1: the LIN configuration is stored in the WRITE buffer and it is written by the PDC in the Transmit
  Holding register US\_THR (instead of the LIN Mode register US\_LINMR). Because the PDC transfer size is
  limited to a byte, the transfer is split into two accesses. During the first access the bits, NACT, PARDIS,
  CHKDIS, CHKTYP, DLM and FDIS are written. During the second access the 8-bit DLC field is written.
- PDCM = 0: the LIN configuration is not stored in the WRITE buffer and it must be written by the user in the LIN Mode register (US\_LINMR).

The WRITE buffer also contains the Identifier and the DATA, if the USART sends the response (NACT = PUBLISH).

The READ buffer contains the DATA if the USART receives the response (NACT = SUBSCRIBE).



Figure 32-52. Master Node with PDC (PDCM = 1)





Figure 32-53. Master Node with PDC (PDCM = 0)






### **Slave Node Configuration**

In this configuration, the PDC transfers only the DATA. The Identifier must be read by the user in the LIN Identifier register (US\_LINIR). The LIN mode must be written by the user in the LIN Mode register (US\_LINMR).

The WRITE buffer contains the DATA if the USART sends the response (NACT = PUBLISH).

The READ buffer contains the DATA if the USART receives the response (NACT = SUBSCRIBE).

Figure 32-54. Slave Node with PDC



#### 32.7.8.16 Wake-up Request

Any node in a sleeping LIN cluster may request a wake-up.

In the LIN 2.0 specification, the wakeup request is issued by forcing the bus to the dominant state from 250 µs to 5 ms. For this, it is necessary to send the character 0xF0 in order to impose 5 successive dominant bits. Whatever the baud rate is, this character respects the specified timings.

- Baud rate min = 1 kbit/s -> t<sub>bit</sub> = 1ms -> 5 t<sub>bit</sub> = 5 ms
- Baud rate max = 20 kbit/s ->  $t_{bit}$  = 50  $\mu$ s -> 5  $t_{bit}$  = 250  $\mu$ s

In the LIN 1.3 specification, the wakeup request should be generated with the character 0x80 in order to impose 8 successive dominant bits.

The user can choose by the WKUPTYP bit in the LIN Mode register (US\_LINMR) either to send a LIN 2.0 wakeup request (WKUPTYP = 0) or to send a LIN 1.3 wakeup request (WKUPTYP = 1).

A wake-up request is transmitted by writing the Control Register (US\_CR) with the LINWKUP bit at 1. Once the transfer is completed, the LINTC flag is asserted in the Status Register (US\_SR). It is cleared by writing the Control Register (US\_CR) with the RSTSTA bit at 1.

#### 32.7.8.17 Bus Idle Time-out

If the LIN bus is inactive for a certain duration, the slave nodes shall automatically enter in sleep mode. In the LIN 2.0 specification, this time-out is fixed at 4 seconds. In the LIN 1.3 specification, it is fixed at 25,000 t<sub>hit</sub>.

In Slave Node configuration, the Receiver Time-out detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the Channel Status Register (US\_CSR) rises and can generate an interrupt, thus indicating to the driver to go into sleep mode.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of the Receiver Time-out Register (US\_RTOR). If the TO field is programmed at 0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in US\_CSR remains at 0. Otherwise, the receiver loads a 17-bit counter with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in the Status Register rises.

If STTTO is performed, the counter clock is stopped until a first character is received.

If RETTO is performed, the counter starts counting down immediately from the value TO.



Table 32-16. Receiver Time-out Programming

LIN Specification	Baud Rate	Time-out period	US_RTOR.TO
	1 000 bit/s		4,000
	2 400 bit/s		9,600
2.0	9 600 bit/s	4 s	38,400
	19 200 bit/s		76,800
	20 000 bit/s		80,000
1.3	-	25,000 t <sub>bit</sub>	25,000


#### 32.7.9 Test Modes

The USART can be programmed to operate in three different test modes. The internal loopback capability allows on-board diagnostics. In the loopback mode the USART interface pins are disconnected or not and reconfigured for loopback internally or externally.

#### 32.7.9.1 Normal Mode

Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD pin.


Figure 32-55. Normal Mode Configuration



#### 32.7.9.2 Automatic Echo Mode

Automatic echo mode allows bit-by-bit retransmission. When a bit is received on the RXD pin, it is sent to the TXD pin, as shown in Figure 32-56. Programming the transmitter has no effect on the TXD pin. The RXD pin is still connected to the receiver input, thus the receiver remains active.

Figure 32-56. Automatic Echo Mode Configuration






# 32.7.9.3 Local Loopback Mode

Local loopback mode connects the output of the transmitter directly to the input of the receiver, as shown in Figure 32-57. The TXD and RXD pins are not used. The RXD pin has no effect on the receiver and the TXD pin is continuously driven high, as in idle state.


Figure 32-57. Local Loopback Mode Configuration



# 32.7.9.4 Remote Loopback Mode

Remote loopback mode directly connects the RXD pin to the TXD pin, as shown in Figure 32-58. The transmitter and the receiver are disabled and have no effect. This mode allows bit-by-bit retransmission.

Figure 32-58. Remote Loopback Mode Configuration



# 32.8 Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface

Table 32-17. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	US_CR	Write-only	-
0x0004	Mode Register	US_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	US_IER	Write-only	_
0x000C	Interrupt Disable Register	US_IDR	Write-only	_
0x0010	Interrupt Mask Register	US_IMR	Read-only	0x0
0x0014	Channel Status Register	US_CSR	Read-only	0x0
0x0018	Receiver Holding Register	US_RHR	Read-only	0x0
0x001C	Transmitter Holding Register	US_THR	US_THR Write-only	
0x0020	Baud Rate Generator Register	US_BRGR	Read/Write	0x0
0x0024	Receiver Time-out Register	US_RTOR	Read/Write	0x0
0x0028	Transmitter Timeguard Register	US_TTGR	US_TTGR Read/Write	
0x2C-0x3C	Reserved	_	_	_
0x0040	FI DI Ratio Register	US_FIDI	Read/Write	0x174
0x0044	Number of Errors Register	US_NER	Read-only	0x0
0x0048	Reserved	_	_	_
0x004C	IrDA Filter Register	US_IF	Read/Write	0x0
0x0050	Manchester Encoder Decoder Register	US_MAN	Read/Write	0x30011004
0x0054	LIN Mode Register	US_LINMR	Read/Write	0x0
0x0058	LIN Identifier Register	US_LINIR	Read/Write <sup>(1)</sup>	0x0
0x5C-0xFC	Reserved	_	_	_
0x100-0x128	Reserved for PDC Registers	_	_	_

Notes: 1. Write is possible only in LIN Master node configuration.



# 32.8.1 USART Control Register

Name: US\_CR

Address: 0xFFF8C000 (0), 0xFFF90000 (1), 0xFFF94000 (2), 0xFFF98000 (3)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	-	_	-	-	_
23	22	21	20	19	18	17	16
_	_	LINWKUP	LINABT	RTSDIS/RCS	RTSEN/FCS	-	_
15	14	13	12	11	10	9	8
RETTO	RSTNACK	RSTIT	SENDA	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

#### RSTRX: Reset Receiver

0: No effect.

1: Resets the receiver.

### • RSTTX: Reset Transmitter

0: No effect.

1: Resets the transmitter.

### • RXEN: Receiver Enable

0: No effect.

1: Enables the receiver, if RXDIS is 0.

# • RXDIS: Receiver Disable

0: No effect.

1: Disables the receiver.

### • TXEN: Transmitter Enable

0: No effect.

1: Enables the transmitter if TXDIS is 0.

#### TXDIS: Transmitter Disable

0: No effect.

1: Disables the transmitter.

### • RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits PARE, FRAME, OVRE, MANERR, LINBE, LINSFE, LINIPE, LINCE, LINSNRE and RXBRK in US\_CSR.

### • STTBRK: Start Break

0: No effect.

1: Starts transmission of a break after the characters present in US\_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted.

# • STPBRK: Stop Break

0: No effect.

1: Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted.

### • STTTO: Start Time-out

0: No effect.

1: Starts waiting for a character before clocking the time-out counter. Resets the status bit TIMEOUT in US\_CSR.

#### SENDA: Send Address

0: No effect.

1: In Multidrop Mode only, the next character written to the US\_THR is sent with the address bit set.

#### RSTIT: Reset Iterations

0: No effect.

1: Resets ITERATION in US CSR. No effect if the ISO7816 is not enabled.

### RSTNACK: Reset Non Acknowledge

0: No effect

1: Resets NACK in US\_CSR.

#### · RETTO: Rearm Time-out

0: No effect

1: Restart Time-out

### RTSEN/FCS: Request to Send Enable/Force SPI Chip Select

If USART does not operate in SPI Master Mode (USART\_MODE ≠ 0xE):

0: No effect.

1: Drives the pin RTS to 0.

– If USART operates in SPI Master Mode (USART\_MODE = 0xE):

FCS = 0: No effect.

FCS = 1: Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is no transmitting, in order to address SPI slave devices supporting the CSAAT Mode (Chip Select Active After Transfer).



# • RTSDIS/RCS: Request to Send Disable/Release SPI Chip Select

– If USART does not operate in SPI Master Mode (USART\_MODE ≠ 0xE):

0: No effect.

1: Drives the pin RTS to 1.

– If USART operates in SPI Master Mode (USART\_MODE = 0xE):

RCS = 0: No effect.

RCS = 1: Releases the Slave Select Line NSS (RTS pin).

### • LINABT: Abort LIN Transmission

0: No effect.

1: Abort the current LIN transmission.

# • LINWKUP: Send LIN Wakeup Signal

0: No effect:

1: Sends a wakeup signal on the LIN bus.

# 32.8.2 USART Mode Register

Name: US\_MR

**Address:** 0xFFF8C004 (0), 0xFFF90004 (1), 0xFFF94004 (2), 0xFFF98004 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
ONEBIT	MODSYNC	MAN	FILTER	_	ľ	MAX_ITERATIO	N
23	22	21	20	19	18	17	16
	VAR_SYNC	DSNACK	INACK	OVER	CLKO	MODE9	MSBF/CPOL
				-			
15	14	13	12	11	10	9	8
CHN	//ODE	NBS	TOP		PAR		SYNC/CPHA
							_
7	6	5	4	3	2	1	0
Cl	HRL	USCLKS		USART_MODE			

# USART\_MODE

	USART	_MODE	Mode of the USART	
0	0	0	0	Normal
0	0	0	1	RS485
0	0	1	0	Hardware Handshaking
0	1	0	0	IS07816 Protocol: T = 0
0	1	1	0	IS07816 Protocol: T = 1
1	0	0	0	IrDA
1	0	1	0	LIN Master
1	0	1	1	LIN Slave
1	1	1	0	SPI Master
1	1	1	1	SPI Slave
	Oth	ners	Reserved	

# • USCLKS: Clock Selection

USCLKS		Selected Clock	
0	0	MCK	
0	1	MCK/DIV (DIV = 8)	
1	0	Reserved	
1	1	SCK	

• CHRL: Character Length

CHRL		Character Length
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits



## SYNC/CPHA: Synchronous Mode Select or SPI Clock Phase

– If USART does not operate in SPI Mode (USART\_MODE is ≠ 0xE and 0xF):

SYNC = 0: USART operates in Asynchronous Mode.

SYNC = 1: USART operates in Synchronous Mode.

– If USART operates in SPI Mode (USART\_MODE = 0xE or 0xF):

CPHA = 0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.

CPHA = 1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

CPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. CPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

PAR: Parity Type

	PAR		Parity Type
0	0	0	Even parity
0	0	1	Odd parity
0	1	0	Parity forced to 0 (Space)
0	1	1	Parity forced to 1 (Mark)
1	0	х	No parity
1	1	х	Multidrop mode

### • NBSTOP: Number of Stop Bits

NBS	ТОР	Asynchronous (SYNC = 0)	Synchronous (SYNC = 1)		
0	0 1 stop bit		1 stop bit		
0	1	1.5 stop bits	Reserved		
1	0	2 stop bits	2 stop bits		
1	1 1 Reserved		Reserved		

# • CHMODE: Channel Mode

CHMODE		Mode Description		
0 0 Normal Mode		Normal Mode		
0	1	Automatic Echo. Receiver input is connected to the TXD pin.		
1	0	Local Loopback. Transmitter output is connected to the Receiver Input.		
1	1	Remote Loopback. RXD pin is internally connected to the TXD pin.		

### MSBF/CPOL: Bit Order or SPI Clock Polarity

– If USART does not operate in SPI Mode (USART\_MODE ≠ 0xE and 0xF):

MSBF = 0: Least Significant Bit is sent/received first.

MSBF = 1: Most Significant Bit is sent/received first.

If USART operates in SPI Mode (Slave or Master, USART\_MODE = 0xE or 0xF):

CPOL = 0: The inactive state value of SPCK is logic level zero.

CPOL = 1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with CPHA to produce the required clock/data relationship between master and slave devices.



## • MODE9: 9-bit Character Length

0: CHRL defines character length.

1: 9-bit character length.

### CLKO: Clock Output Select

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

### OVER: Oversampling Mode

0: 16x Oversampling.

1: 8x Oversampling.

### INACK: Inhibit Non Acknowledge

0: The NACK is generated.

1: The NACK is not generated.

#### DSNACK: Disable Successive NACK

0: NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set).

1: Successive parity errors are counted up to the value specified in the MAX\_ITERATION field. These parity errors generate a NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITERATION is asserted.

## VAR\_SYNC: Variable Synchronization of Command/Data Sync Start Frame Delimiter

0: User defined configuration of command or data sync field depending on SYNC value.

1: The sync field is updated when a character is written into US\_THR.

#### MAX ITERATION

Defines the maximum number of iterations in mode ISO7816, protocol T = 0.

### • FILTER: Infrared Receive Line Filter

0: The USART does not filter the receive line.

1: The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority).

#### MAN: Manchester Encoder/Decoder Enable

0: Manchester Encoder/Decoder are disabled.

1: Manchester Encoder/Decoder are enabled.

### MODSYNC: Manchester Synchronization Mode

0:The Manchester Start bit is a 0 to 1 transition

1: The Manchester Start bit is a 1 to 0 transition.

### • ONEBIT: Start Frame Delimiter Selector

0: Start Frame delimiter is COMMAND or DATA SYNC.

1: Start Frame delimiter is One Bit.



# 32.8.3 USART Interrupt Enable Register

Name: US\_IER

**Address:** 0xFFF8C008 (0), 0xFFF90008 (1), 0xFFF94008 (2), 0xFFF98008 (3)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	MANE
23	22	21	20	19	18	17	16
_	_	_	1	CTSIC	_	-	_
15	14	13	12	11	10	9	8
LINTC	LINID	NACK/LINBK	RXBUFF	TXBUFE	ITER/UNRE	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

• RXRDY: RXRDY Interrupt Enable

• TXRDY: TXRDY Interrupt Enable

RXBRK: Receiver Break Interrupt Enable

• ENDRX: End of Receive Transfer Interrupt Enable

ENDTX: End of Transmit Interrupt Enable

OVRE: Overrun Error Interrupt Enable

FRAME: Framing Error Interrupt Enable

PARE: Parity Error Interrupt Enable

TIMEOUT: Time-out Interrupt Enable

• TXEMPTY: TXEMPTY Interrupt Enable

ITER/UNRE: Iteration or SPI Underrun Error Interrupt Enable

TXBUFE: Buffer Empty Interrupt Enable

• RXBUFF: Buffer Full Interrupt Enable

NACK/LINBK: Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Enable

. LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Enable

LINTC: LIN Transfer Completed Interrupt Enable

CTSIC: Clear to Send Input Change Interrupt Enable

• MANE: Manchester Error Interrupt Enable

- LINBE: LIN Bus Error Interrupt Enable
- LINISFE: LIN Inconsistent Synch Field Error Interrupt Enable
- LINIPE: LIN Identifier Parity Interrupt Enable
- LINCE: LIN Checksum Error Interrupt Enable
- LINSNRE: LIN Slave Not Responding Error Interrupt Enable



# 32.8.4 USART Interrupt Disable Register

Name: US\_IDR

**Address:** 0xFFF8C00C (0), 0xFFF9000C (1), 0xFFF9400C (2), 0xFFF9800C (3)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	MANE
23	22	21	20	19	18	17	16
_	ı	_	-	CTSIC	_	-	_
15	14	13	12	11	10	9	8
LINTC	LINID	NACK/LINBK	RXBUFF	TXBUFE	ITER/UNRE	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: RXRDY Interrupt Disable

• TXRDY: TXRDY Interrupt Disable

• RXBRK: Receiver Break Interrupt Disable

• ENDRX: End of Receive Transfer Interrupt Disable

ENDTX: End of Transmit Interrupt Disable

OVRE: Overrun Error Interrupt Disable

FRAME: Framing Error Interrupt Disable

PARE: Parity Error Interrupt Disable

TIMEOUT: Time-out Interrupt Disable

• TXEMPTY: TXEMPTY Interrupt Disable

ITER/UNRE: Iteration or SPI Underrun Error Interrupt Enable

TXBUFE: Buffer Empty Interrupt Disable

• RXBUFF: Buffer Full Interrupt Disable

NACK/LINBK: Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Disable

• LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Disable

LINTC: LIN Transfer Completed Interrupt Disable

• CTSIC: Clear to Send Input Change Interrupt Disable

• MANE: Manchester Error Interrupt Disable

- LINBE: LIN Bus Error Interrupt Disable
- LINISFE: LIN Inconsistent Synch Field Error Interrupt Disable
- LINIPE: LIN Identifier Parity Interrupt Disable
- LINCE: LIN Checksum Error Interrupt Disable
- LINSNRE: LIN Slave Not Responding Error Interrupt Disable



# 32.8.5 USART Interrupt Mask Register

Name: US\_IMR

Address: 0xFFF8C010 (0), 0xFFF90010 (1), 0xFFF94010 (2), 0xFFF98010 (3)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	MANE
23	22	21	20	19	18	17	16
_	-	_	-	CTSIC	_	-	_
15	14	13	12	11	10	9	8
LINTC	LINID	NACK/LINBK	RXBUFF	TXBUFE	ITER/UNRE	TXEMPTY	TIMEOUT
							_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

RXRDY: RXRDY Interrupt Mask

TXRDY: TXRDY Interrupt Mask

RXBRK: Receiver Break Interrupt Mask

• ENDRX: End of Receive Transfer Interrupt Mask

ENDTX: End of Transmit Interrupt Mask

OVRE: Overrun Error Interrupt Mask

FRAME: Framing Error Interrupt Mask

PARE: Parity Error Interrupt Mask

TIMEOUT: Time-out Interrupt Mask

TXEMPTY: TXEMPTY Interrupt Mask

ITER/UNRE: Iteration or SPI Underrun Error Interrupt Enable

TXBUFE: Buffer Empty Interrupt Mask

• RXBUFF: Buffer Full Interrupt Mask

NACK/LINBK: Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Mask

• LINID: LIN Identifier Sent or LIN Identifier Received Interrupt Mask

LINTC: LIN Transfer Completed Interrupt Mask

CTSIC: Clear to Send Input Change Interrupt Mask

• MANE: Manchester Error Interrupt Mask

- LINBE: LIN Bus Error Interrupt Mask
- LINISFE: LIN Inconsistent Synch Field Error Interrupt Mask
- LINIPE: LIN Identifier Parity Interrupt Mask
- LINCE: LIN Checksum Error Interrupt Mask
- LINSNRE: LIN Slave Not Responding Error Interrupt Mask



# 32.8.6 USART Channel Status Register

Name: US\_CSR

**Address:** 0xFFF8C014 (0), 0xFFF90014 (1), 0xFFF94014 (2), 0xFFF98014 (3)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	LINSNRE	LINCE	LINIPE	LINISFE	LINBE	MANERR
23	22	21	20	19	18	17	16
CTS	_	_	_	CTSIC	_	_	_
15	14	13	12	11	10	9	8
LINTC	LINID	NACK/LINBK	RXBUFF	TXBUFE	ITER/UNRE	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

# · RXRDY: Receiver Ready

0: No complete character has been received since the last read of US\_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US\_RHR has not yet been read.

# • TXRDY: Transmitter Ready

0: A character is in the US\_THR waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US\_THR.

#### RXBRK: Break Received/End of Break

0: No Break received or End of Break detected since the last RSTSTA.

1: Break Received or End of Break detected since the last RSTSTA.

### • ENDRX: End of Receiver Transfer

0: The End of Transfer signal from the Receive PDC channel is inactive.

1: The End of Transfer signal from the Receive PDC channel is active.

### ENDTX: End of Transmitter Transfer

0: The End of Transfer signal from the Transmit PDC channel is inactive.

1: The End of Transfer signal from the Transmit PDC channel is active.

## • OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

# • FRAME: Framing Error

0: No stop bit has been detected low since the last RSTSTA.

1: At least one stop bit has been detected low since the last RSTSTA.

### • PARE: Parity Error

- 0: No parity error has been detected since the last RSTSTA.
- 1: At least one parity error has been detected since the last RSTSTA.

### • TIMEOUT: Receiver Time-out

- 0: There has not been a time-out since the last Start Time-out command (STTTO in US\_CR) or the Time-out Register is 0.
- 1: There has been a time-out since the last Start Time-out command (STTTO in US\_CR).

### TXEMPTY: Transmitter Empty

- 0: There are characters in either US\_THR or the Transmit Shift Register, or the transmitter is disabled.
- 1: There are no characters in US\_THR, nor in the Transmit Shift Register.

### • ITER/UNRE: Max number of Repetitions Reached or SPI Underrun Error

- If USART does not operate in SPI Slave Mode (USART\_MODE ≠ 0xF):
- ITER = 0: Maximum number of repetitions has not been reached since the last RSTSTA.
- ITER = 1: Maximum number of repetitions has been reached since the last RSTSTA.
  - If USART operates in SPI Slave Mode (USART\_MODE = 0xF):
- UNRE = 0: No SPI underrun error has occurred since the last RSTSTA.
- UNRE = 1: At least one SPI underrun error has occurred since the last RSTSTA.

### • TXBUFE: Transmission Buffer Empty

- 0: The signal Buffer Empty from the Transmit PDC channel is inactive.
- 1: The signal Buffer Empty from the Transmit PDC channel is active.

### • RXBUFF: Reception Buffer Full

- 0: The signal Buffer Full from the Receive PDC channel is inactive.
- 1: The signal Buffer Full from the Receive PDC channel is active.

### NACK/LINBK Non Acknowledge or LIN Break Sent or LIN Break Received

- If USART does not operate in LIN Mode (USART\_MODE ≠ 0xA AND ≠ 0xB):
- 0: No Non Acknowledge has not been detected since the last RSTNACK.
- 1: At least one Non Acknowledge has been detected since the last RSTNACK.
  - If USART operates in LIN Master Mode (USART MODE = 0xA):
- 0: No LIN Break has been sent since the last RSTSTA.
- 1:At least one LIN Break has been sent since the last RSTSTA.
  - If USART operates in LIN Slave Mode (USART\_MODE = 0xB):
- 0: No LIN Break has received sent since the last RSTSTA.
- 1:At least one LIN Break has been received since the last RSTSTA.



### • LINID: LIN Identifier Sent or LIN Identifier Received

- If USART operates in LIN Master Mode (USART\_MODE = 0xA):
- 0: No LIN Identifier has been sent since the last RSTSTA.
- 1:At least one LIN Identifier has been sent since the last RSTSTA.
  - If USART operates in LIN Slave Mode (USART\_MODE = 0xB):
- 0: No LIN Identifier has been received since the last RSTSTA.
- 1:At least one LIN Identifier has been received since the last RSTSTA

### • LINTC: LIN Transfer Completed

- 0: The USART is idle or a LIN transfer is ongoing.
- 1: A LIN transfer has been completed since the last RSTSTA.

### CTSIC: Clear to Send Input Change Flag

- 0: No input change has been detected on the CTS pin since the last read of US\_CSR.
- 1: At least one input change has been detected on the CTS pin since the last read of US\_CSR.

## • CTS: Image of CTS Input

- 0: CTS is at 0.
- 1: CTS is at 1.

#### MANERR: Manchester Error

- 0: No Manchester error has been detected since the last RSTSTA.
- 1: At least one Manchester error has been detected since the last RSTSTA.

#### • LINBE: LIN Bit Error

- 0: No Bit Error has been detected since the last RSTSTA.
- 1: A Bit Error has been detected since the last RSTSTA.

### • LINISFE: LIN Inconsistent Synch Field Error

- 0: No LIN Inconsistent Synch Field Error has been detected since the last RSTSTA
- 1: The USART is configured as a Slave node and a LIN Inconsistent Synch Field Error has been detected since the last RSTSTA.

### • LINIPE: LIN Identifier Parity Error

- 0: No LIN Identifier Parity Error has been detected since the last RSTSTA.
- 1: A LIN Identifier Parity Error has been detected since the last RSTSTA.

### • LINCE: LIN Checksum Error

- 0: No LIN Checksum Error has been detected since the last RSTSTA.
- 1: A LIN Checksum Error has been detected since the last RSTSTA.

### LINSNRE: LIN Slave Not Responding Error

- 0: No LIN Slave Not Responding Error has been detected since the last RSTSTA.
- 1: A LIN Slave Not Responding Error has been detected since the last RSTSTA.



# 32.8.7 USART Receive Holding Register

Name: US\_RHR

**Address:** 0xFFF8C018 (0), 0xFFF90018 (1), 0xFFF94018 (2), 0xFFF98018 (3)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	ı	_
15	14	13	12	11	10	9	8
RXSYNH	_	_	_	_	_	-	RXCHR
7	6	5	4	3	2	1	0
			RXC	CHR			

### • RXCHR: Received Character

Last character received if RXRDY is set.

# • RXSYNH: Received Sync

0: Last Character received is a Data.

1: Last Character received is a Command.

# 32.8.8 USART Transmit Holding Register

Name: US\_THR

**Address:** 0xFFF8C01C (0), 0xFFF9001C (1), 0xFFF9401C (2), 0xFFF9801C (3)

Access: Write-only

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
_	-	_	_	_		ı	_			
15	14	13	12	11	10	9	8			
TXSYNH	1	_	_	_	_	1	TXCHR			
7	6	5	4	3	2	1	0			
	TXCHR									

### • TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.

### • TXSYNH: Sync Field to be transmitted

0: The next character sent is encoded as a data. Start Frame Delimiter is DATA SYNC.

1: The next character sent is encoded as a command. Start Frame Delimiter is COMMAND SYNC.

# 32.8.9 USART Baud Rate Generator Register

Name: US\_BRGR

**Address:** 0xFFF8C020 (0), 0xFFF90020 (1), 0xFFF94020 (2), 0xFFF98020 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	-		FP	
15	14	13	12	11	10	9	8
			С	D			
7	6	5	4	3	2	1	0
			С	D			

### • CD: Clock Divider

		6		
	SYN	C = 0	SYNC = 1 or USART_MODE = SPI (Master or Slave)	
CD	OVER = 0	OVER = 1		USART_MODE = ISO7816
0		Baud Rate C	Clock Disabled	
1–65535	Baud Rate = Selected Clock/16/CD	Baud Rate = Selected Clock/8/CD	Baud Rate = Selected Clock /CD	Baud Rate = Selected Clock/CD/FI_DI_RATIO

# • FP: Fractional Part

0: Fractional divider is disabled.

1–7: Baud rate resolution, defined by FP x 1/8.



# 32.8.10 USART Receiver Time-out Register

Name: US\_RTOR

**Address:** 0xFFF8C024 (0), 0xFFF90024 (1), 0xFFF94024 (2), 0xFFF98024 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	-	-	-	_
23	22	21	20	19	18	17	16
_	_	1	_	1	_	1	TO
15	14	13	12	11	10	9	8
			Т	0			
7	6	5	4	3	2	1	0
			Т	0			

# • TO: Time-out Value

0: The Receiver Time-out is disabled.

1–131071: The Receiver Time-out is enabled and the Time-out delay is TO x Bit Period.

# 32.8.11 USART Transmitter Timeguard Register

Name: US\_TTGR

**Address:** 0xFFF8C028 (0), 0xFFF90028 (1), 0xFFF94028 (2), 0xFFF98028 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	1	I	_
7	6	5	4	3	2	1	0
		•	Т	G	•	•	

# • TG: Timeguard Value

0: The Transmitter Timeguard is disabled.

1–255: The Transmitter timeguard is enabled and the timeguard delay is TG x Bit Period.



# 32.8.12 USART FI DI RATIO Register

Name: US\_FIDI

**Address:** 0xFFF8C040 (0), 0xFFF90040 (1), 0xFFF94040 (2), 0xFFF98040 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	-	1	_
15	14	13	12	11	10	9	8
_	_	-	_	_		FI_DI_RATIO	
7	6	5	4	3	2	1	0
			FI_DI_	RATIO			

# • FI\_DI\_RATIO: FI Over DI Ratio Value

0: If ISO7816 mode is selected, the Baud Rate Generator generates no signal.

1–2047: If ISO7816 mode is selected, the Baud Rate is the clock provided on SCK divided by FI\_DI\_RATIO.

# 32.8.13 USART Number of Errors Register

Name: US\_NER

**Address:** 0xFFF8C044 (0), 0xFFF90044 (1), 0xFFF94044 (2), 0xFFF98044 (3)

Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	ı	_
7	6	5	4	3	2	1	0
	_		NB_EF	RRORS	_		

# • NB\_ERRORS: Number of Errors

Total number of errors that occurred during an ISO7816 transfer. This register automatically clears when read.



# 32.8.14 USART IrDA FILTER Register

Name: US\_IF

**Address:** 0xFFF8C04C (0), 0xFFF9004C (1), 0xFFF9404C (2), 0xFFF9804C (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	1	_	_	-	ı	_
7	6	5	4	3	2	1	0
			IRDA_	FILTER		·	

# • IRDA\_FILTER: IrDA Filter

Sets the filter of the IrDA demodulator.

# 32.8.15 USART Manchester Configuration Register

Name: US\_MAN

Address: 0xFFF8C050 (0), 0xFFF90050 (1), 0xFFF94050 (2), 0xFFF98050 (3)

Access: Read/Write

31	30	29	28	27	26	25	24
_	DRIFT	1	RX_MPOL	_	_	RX_	_PP
23	22	21	20	19	18	17	16
_	_	_	_		RX_	_PL	
15	14	13	12	11	10	9	8
_	_	_	TX_MPOL	_	-	TX_	_PP
7	6	5	4	3	2	1	0
_	_	_	_		TX_	PL	

# • TX\_PL: Transmitter Preamble Length

0: The Transmitter Preamble pattern generation is disabled

1-15: The Preamble Length is TX\_PL x Bit Period

## • TX\_PP: Transmitter Preamble Pattern

TX_PP		Preamble Pattern default polarity assumed (TX_MPOL field not set)
0	0	ALL_ONE
0	1	ALL_ZERO
1	0	ZERO_ONE
1	1	ONE_ZERO

# • TX\_MPOL: Transmitter Manchester Polarity

0: Logic Zero is coded as a zero-to-one transition, Logic One is coded as a one-to-zero transition.

1: Logic Zero is coded as a one-to-zero transition, Logic One is coded as a zero-to-one transition.

### • RX\_PL: Receiver Preamble Length

0: The receiver preamble pattern detection is disabled

1–15: The detected preamble length is RX\_PL x Bit Period

### • RX PP: Receiver Preamble Pattern detected

RX_PP		Preamble Pattern default polarity assumed (RX_MPOL field not set)
0	0	ALL_ONE
0	1	ALL_ZERO
1	0	ZERO_ONE
1	1	ONE_ZERO

### RX MPOL: Receiver Manchester Polarity

0: Logic Zero is coded as a zero-to-one transition, Logic One is coded as a one-to-zero transition.

1: Logic Zero is coded as a one-to-zero transition, Logic One is coded as a zero-to-one transition.



# • DRIFT: Drift compensation

0: The USART can not recover from an important clock drift

1: The USART can recover from clock drift. The 16X clock mode must be enabled.



## 32.8.16 USART3 LIN Mode Register

Name: **US LINMR** 

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	1	_	_	_	PDCM
15	14	13	12	11 LC	10	9	8
				LO			
7	6	5	4	3	2	1	0
WKUPTYP	FSDIS	DLM	CHKTYP	CHKDIS	PARDIS	N/A	CT

### NACT: LIN Node Action

NACT		Mode Description		
0	0	PUBLISH: The USART transmits the response.		
0	1	SUBSCRIBE: The USART receives the response.		
1	0	IGNORE: The USART does not transmit and does not receive the response.		
1	1	Reserved		

## PARDIS: Parity Disable

0: In Master node configuration, the Identifier Parity is computed and sent automatically. In Master node and Slave node configuration, the parity is checked automatically.

1:Whatever the node configuration is, the Identifier parity is not computed/sent and it is not checked.

#### CHKDIS: Checksum Disable

0: In Master node configuration, the checksum is computed and sent automatically. In Slave node configuration, the checksum is checked automatically.

1: Whatever the node configuration is, the checksum is not computed/sent and it is not checked.

### CHKTYP: Checksum Type

0: LIN 2.0 "Enhanced" Checksum

1: LIN 1.3 "Classic" Checksum

### • DLM: Data Length Mode

0: The response data length is defined by the field DLC of this register.

1: The response data length is defined by the bits 5 and 6 of the Identifier (IDCHR in US\_LINIR).

# FDIS: Frame Slot Mode Disable

0: The Frame Slot Mode is enabled.

1: The Frame Slot Mode is disabled.



# • WKUPTYP: Wakeup Signal Type

0: setting the bit LINWKUP in the control register sends a LIN 2.0 wakeup signal.

1: setting the bit LINWKUP in the control register sends a LIN 1.3 wakeup signal.

# • DLC: Data Length Control

0–255: Defines the response data length if DLM = 0,in that case the response data length is equal to DLC+1 bytes.

### • PDCM: PDC Mode

0: The LIN mode register US\_LINMR is not written by the PDC.

1: The LIN mode register US\_LINMR (excepting that flag) is written by the PDC.



# 32.8.17 USART3 LIN Identifier Register

Name: US\_LINIR

Access: Read/Write or Read-only

		· · · · · ·						
31	30	29	28	27	26	25	24	
_	_	_	_	_	-	_	-	
23	22	21	20	19	18	17	16	
_	_	_	_	_	_	_	_	
15	14	13	12	11	10	9	8	
_	_	-	_	_	_	_	_	
7	6	5	4	3	2	1	0	
	IDCHR							

## • IDCHR: Identifier Character

If USART\_MODE = 0xA (Master node configuration):

IDCHR is Read/Write and its value is the Identifier character to be transmitted.

if USART\_MODE = 0xB (Slave node configuration):

IDCHR is Read-only and its value is the last Identifier character that has been received.



# 33. Synchronous Serial Controller (SSC)

## 33.1 Description

The Atmel Synchronous Serial Controller (SSC) provides a synchronous communication link with external devices. It supports many serial synchronous communication protocols generally used in audio and telecom applications such as I2S, Short Frame Sync, Long Frame Sync, etc.

The SSC contains an independent receiver and transmitter and a common clock divider. The receiver and the transmitter each interface with three signals: the TD/RD signal for data, the TK/RK signal for the clock and the TF/RF signal for the Frame Sync. The transfers can be programmed to start automatically or on different events detected on the Frame Sync signal.

The SSC's high-level of programmability and its two dedicated PDC channels of up to 32 bits permit a continuous high bit rate data transfer without processor intervention.

The SSC's high-level of programmability and its use of DMA permit a continuous high bit rate data transfer without processor intervention.

Featuring connection to two PDC channels and connection to the DMA, the SSC permits interfacing with low processor overhead to the following:

- Codecs in master or slave mode
- DAC through dedicated serial interface, particularly I2S
- Magnetic card reader

#### 33.2 Embedded Characteristics

- Provides serial synchronous communication links used in audio and telecom applications (with CODECs in Master or Slave Modes, I<sup>2</sup>S, TDM Buses, Magnetic Card Reader,...)
- Contains an independent receiver and transmitter and a common clock divider
- Offers a configurable frame sync and data length
- Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal
- Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal



# 33.3 Block Diagram

Figure 33-1. Block Diagram (with PDC)







Figure 33-2. Block Diagram (with DMA)



# 33.4 Application Block Diagram

Figure 33-3. Application Block Diagram

OS or RTOS Driver		М	Power anagement	Interrupt Management	Test Management	
ssc						
Serial AUDIO	Code	c Time Slot Management		Frame Management	Line Interface	

## 33.5 Pin Name List

Table 33-1. I/O Lines Description

Pin Name	Pin Description	Туре
RF	Receiver Frame Synchro	Input/Output
RK	Receiver Clock	Input/Output
RD	Receiver Data	Input
TF	Transmitter Frame Synchro	Input/Output
TK	Transmitter Clock	Input/Output
TD	Transmitter Data	Output

# 33.6 Product Dependencies

### 33.6.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.

Before using the SSC receiver, the PIO controller must be configured to dedicate the SSC receiver I/O lines to the SSC peripheral mode.

Before using the SSC transmitter, the PIO controller must be configured to dedicate the SSC transmitter I/O lines to the SSC peripheral mode.

Table 33-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SSC0	RD0	PD3	A
SSC0	RF0	PD5	A
SSC0	RK0	PD4	Α
SSC0	TD0	PD2	Α
SSC0	TF0	PD1	Α
SSC0	TK0	PD0	Α
SSC1	RD1	PD11	A
SSC1	RF1	PD15	А
SSC1	RK1	PD13	Α
SSC1	TD1	PD10	Α
SSC1	TF1	PD14	A
SSC1	TK1	PD12	Α

## 33.6.2 Power Management

The SSC is not continuously clocked. The SSC interface may be clocked through the Power Management Controller (PMC), therefore the programmer must first configure the PMC to enable the SSC clock.



# 33.6.3 Interrupt

The SSC interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling interrupts requires programming the AIC before configuring the SSC.

All SSC interrupts can be enabled/disabled configuring the SSC Interrupt mask register. Each pending and

Table 33-3. Peripheral IDs

Instance	ID
SSC0	16
SSC1	17

unmasked SSC interrupt will assert the SSC interrupt line. The SSC interrupt service routine can get the interrupt origin by reading the SSC interrupt status register.




# 33.7 Functional Description

This chapter contains the functional description of the following: SSC Functional Block, Clock Management, Data format, Start, Transmitter, Receiver and Frame Sync.

The receiver and transmitter operate separately. However, they can work synchronously by programming the receiver to use the transmit clock and/or to start a data transfer when transmission starts. Alternatively, this can be done by programming the transmitter to use the receive clock and/or to start a data transfer when reception starts. The transmitter and the receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. The maximum clock speed allowed on the TK and RK pins is the master clock divided by 2.

Figure 33-4. SSC Functional Block Diagram





### 33.7.1 Clock Management

The transmitter clock can be generated by:

- an external clock received on the TK I/O pad
- the receiver clock
- the internal clock divider

The receiver clock can be generated by:


- an external clock received on the RK I/O pad
- the transmitter clock
- the internal clock divider

Furthermore, the transmitter block can generate an external clock on the TK I/O pad, and the receiver block can generate an external clock on the RK I/O pad.

This allows the SSC to support many Master and Slave Mode data transfers.

#### 33.7.1.1 Clock Divider


Figure 33-5. Divided Clock Block Diagram



The Master Clock divider is determined by the 12-bit field DIV counter and comparator (so its maximal value is 4095) in the Clock Mode Register SSC\_CMR, allowing a Master Clock division by up to 8190. The Divided Clock is provided to both the Receiver and Transmitter. When this field is programmed to 0, the Clock Divider is not used and remains inactive.

When DIV is set to a value equal to or greater than 1, the Divided Clock has a frequency of Master Clock divided by 2 times DIV. Each level of the Divided Clock has a duration of the Master Clock multiplied by DIV. This ensures a 50% duty cycle for the Divided Clock regardless of whether the DIV value is even or odd.

Figure 33-6. Divided Clock Generation






### 33.7.1.2 Transmitter Clock Management

The transmitter clock is generated from the receiver clock or the divider clock or an external clock scanned on the TK I/O pad. The transmitter clock is selected by the CKS field in SSC\_TCMR (Transmit Clock Mode Register). Transmit Clock can be inverted independently by the CKI bits in SSC\_TCMR.

The transmitter can also drive the TK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC\_TCMR. The Transmit Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the TCMR to select TK pin (CKS field) and at the same time Continuous Transmit Clock (CKO field) might lead to unpredictable results.

Figure 33-7. Transmitter Clock Management






#### 33.7.1.3 Receiver Clock Management

The receiver clock is generated from the transmitter clock or the divider clock or an external clock scanned on the RK I/O pad. The Receive Clock is selected by the CKS field in SSC\_RCMR (Receive Clock Mode Register). Receive Clocks can be inverted independently by the CKI bits in SSC\_RCMR.

The receiver can also drive the RK I/O pad continuously or be limited to the actual data transfer. The clock output is configured by the SSC\_RCMR. The Receive Clock Inversion (CKI) bits have no effect on the clock outputs. Programming the RCMR to select RK pin (CKS field) and at the same time Continuous Receive Clock (CKO field) can lead to unpredictable results.

Figure 33-8. Receiver Clock Management



#### 33.7.1.4 Serial Clock Ratio Considerations

The Transmitter and the Receiver can be programmed to operate with the clock signals provided on either the TK or RK pins. This allows the SSC to support many slave-mode data transfers. In this case, the maximum clock speed allowed on the RK pin is:

- Master Clock divided by 2 if Receiver Frame Synchro is input
- Master Clock divided by 3 if Receiver Frame Synchro is output

In addition, the maximum clock speed allowed on the TK pin is:

- Master Clock divided by 6 if Transmit Frame Synchro is input
- Master Clock divided by 2 if Transmit Frame Synchro is output

#### 33.7.2 Transmitter Operations

A transmitted frame is triggered by a start event and can be followed by synchronization data before data transmission.


The start event is configured by setting the Transmit Clock Mode Register (SSC\_TCMR). See "Start" on page 660. The frame synchronization is configured setting the Transmit Frame Mode Register (SSC\_TFMR). See "Frame Sync" on page 662.

To transmit data, the transmitter uses a shift register clocked by the transmitter clock signal and the start mode selected in the SSC\_TCMR. Data is written by the application to the SSC\_THR then transferred to the shift register according to the data format selected.



When both the SSC\_THR and the transmit shift register are empty, the status flag TXEMPTY is set in SSC\_SR. When the Transmit Holding register is transferred in the Transmit shift register, the status flag TXRDY is set in SSC\_SR and additional data can be loaded in the holding register.

Figure 33-9. Transmitter Block Diagram



#### 33.7.3 Receiver Operations

A received frame is triggered by a start event and can be followed by synchronization data before data transmission.

The start event is configured setting the Receive Clock Mode Register (SSC\_RCMR). See "Start" on page 660.


The frame synchronization is configured setting the Receive Frame Mode Register (SSC\_RFMR). See "Frame Sync" on page 662.

The receiver uses a shift register clocked by the receiver clock signal and the start mode selected in the SSC\_RCMR. The data is transferred from the shift register depending on the data format selected.

When the receiver shift register is full, the SSC transfers this data in the holding register, the status flag RXRDY is set in SSC\_SR and the data can be read in the receiver holding register. If another transfer occurs before read of the RHR, the status flag OVERUN is set in SSC\_SR and the receiver shift register is transferred in the RHR.



Figure 33-10. Receiver Block Diagram



#### 33.7.4 Start

The transmitter and receiver can both be programmed to start their operations when an event occurs, respectively in the Transmit Start Selection (START) field of SSC\_TCMR and in the Receive Start Selection (START) field of SSC\_RCMR.

Under the following conditions the start event is independently programmable:

- Continuous. In this case, the transmission starts as soon as a word is written in SSC\_THR and the reception starts as soon as the Receiver is enabled.
- Synchronously with the transmitter/receiver
- On detection of a falling/rising edge on TF/RF
- On detection of a low level/high level on TF/RF
- On detection of a level change or an edge on TF/RF

A start can be programmed in the same manner on either side of the Transmit/Receive Clock Register (RCMR/TCMR). Thus, the start could be on TF (Transmit) or RF (Receive).

Moreover, the Receiver can start when data is detected in the bit stream with the Compare Functions.

Detection on TF/RF input/output is done by the field FSOS of the Transmit/Receive Frame Mode Register (TFMR/RFMR).

Figure 33-11. Transmit Start Mode





Figure 33-12. Receive Pulse/Edge Start Modes





### 33.7.5 Frame Sync

The Transmitter and Receiver Frame Sync pins, TF and RF, can be programmed to generate different kinds of frame synchronization signals. The Frame Sync Output Selection (FSOS) field in the Receive Frame Mode Register (SSC\_RFMR) and in the Transmit Frame Mode Register (SSC\_TFMR) are used to select the required waveform.

- Programmable low or high levels during data transfer are supported.
- Programmable high levels before the start of data transfers or toggling are also supported.

If a pulse waveform is selected, the Frame Sync Length (FSLEN) field in SSC\_RFMR and SSC\_TFMR programs the length of the pulse, from 1 bit time up to 256 bit time.

The periodicity of the Receive and Transmit Frame Sync pulse output can be programmed through the Period Divider Selection (PERIOD) field in SSC\_RCMR and SSC\_TCMR.

#### 33.7.5.1 Frame Sync Data

Frame Sync Data transmits or receives a specific tag during the Frame Sync signal.

During the Frame Sync signal, the Receiver can sample the RD line and store the data in the Receive Sync Holding Register and the transmitter can transfer Transmit Sync Holding Register in the Shifter Register. The data length to be sampled/shifted out during the Frame Sync signal is programmed by the FSLEN field in SSC\_RFMR/SSC\_TFMR and has a maximum value of 16.

Concerning the Receive Frame Sync Data operation, if the Frame Sync Length is equal to or lower than the delay between the start event and the actual data reception, the data sampling operation is performed in the Receive Sync Holding Register through the Receive Shift Register.


The Transmit Frame Sync Operation is performed by the transmitter only if the bit Frame Sync Data Enable (FSDEN) in SSC\_TFMR is set. If the Frame Sync length is equal to or lower than the delay between the start event and the actual data transmission, the normal transmission has priority and the data contained in the Transmit Sync Holding Register is transferred in the Transmit Register, then shifted out.

#### 33.7.5.2 Frame Sync Edge Detection

The Frame Sync Edge detection is programmed by the FSEDGE field in SSC\_RFMR/SSC\_TFMR. This sets the corresponding flags RXSYN/TXSYN in the SSC Status Register (SSC\_SR) on frame synchro edge detection (signals RF/TF).

### 33.7.6 Receive Compare Modes

Figure 33-13. Receive Compare Modes



#### 33.7.6.1 Compare Functions

Length of the comparison patterns (Compare 0, Compare 1) and thus the number of bits they are compared to is defined by FSLEN, but with a maximum value of 16 bits. Comparison is always done by comparing the last bits received with the comparison pattern. Compare 0 can be one start event of the Receiver. In this case, the receiver compares at each new sample the last bits received at the Compare 0 pattern contained in the Compare 0



Register (SSC\_RC0R). When this start event is selected, the user can program the Receiver to start a new data transfer either by writing a new Compare 0, or by receiving continuously until Compare 1 occurs. This selection is done with the bit (STOP) in SSC\_RCMR.

#### 33.7.7 Data Format

The data framing format of both the transmitter and the receiver are programmable through the Transmitter Frame Mode Register (SSC\_TFMR) and the Receiver Frame Mode Register (SSC\_RFMR). In either case, the user can independently select:

- the event that starts the data transfer (START)
- the delay in number of bit periods between the start event and the first data bit (STTDLY)
- the length of the data (DATLEN)
- the number of data to be transferred for each start event (DATNB).
- the length of synchronization transferred for each start event (FSLEN)
- the bit sense: most or lowest significant bit first (MSBF)


Additionally, the transmitter can be used to transfer synchronization and select the level driven on the TD pin while not in data transfer operation. This is done respectively by the Frame Sync Data Enable (FSDEN) and by the Data Default Value (DATDEF) bits in SSC\_TFMR.

Table 33-4. Data Frame Registers

Transmitter	Receiver	Field	Length	Comment
SSC_TFMR	SSC_RFMR	DATLEN	Up to 32	Size of word
SSC_TFMR	SSC_RFMR	DATNB	Up to 16	Number of words transmitted in frame
SSC_TFMR	SSC_RFMR	MSBF		Most significant bit first
SSC_TFMR	SSC_RFMR	FSLEN	Up to 16	Size of Synchro data register
SSC_TFMR		DATDEF	0 or 1	Data default value ended
SSC_TFMR		FSDEN		Enable send SSC_TSHR
SSC_TCMR	SSC_RCMR	PERIOD	Up to 512	Frame size
SSC_TCMR	SSC_RCMR	STTDLY	Up to 255	Size of transmit start delay




Figure 33-14. Transmit and Receive Frame Format in Edge/Pulse Start Modes



Note: 1. Example of input on falling edge of TF/RF.


Figure 33-15. Transmit Frame Format in Continuous Mode



Start: 1. TXEMPTY set to 1 2. Write into the SSC\_THR

Note: 1. STTDLY is set to 0. In this example, SSC\_THR is loaded twice. FSDEN value has no effect on the transmission. SyncData cannot be output in continuous mode.

Figure 33-16. Receive Frame Format in Continuous Mode



Note: 1. STTDLY is set to 0.

### 33.7.8 Loop Mode

The receiver can be programmed to receive transmissions from the transmitter. This is done by setting the Loop Mode (LOOP) bit in SSC\_RFMR. In this case, RD is connected to TD, RF is connected to TF and RK is connected to TK.



## 33.7.9 Interrupt

Most bits in SSC SR have a corresponding bit in interrupt management registers.

The SSC can be programmed to generate an interrupt when it detects an event. The interrupt is controlled by writing SSC\_IER (Interrupt Enable Register) and SSC\_IDR (Interrupt Disable Register) These registers enable and disable, respectively, the corresponding interrupt by setting and clearing the corresponding bit in SSC\_IMR (Interrupt Mask Register), which controls the generation of interrupts by asserting the SSC interrupt line connected to the AIC.

Figure 33-17. Interrupt Block Diagram (with PDC)





Figure 33-18. Interrupt Block Diagram (with DMA)





# 33.8 SSC Application Examples

The SSC can support several serial communication modes used in audio or high speed serial links. Some standard applications are shown in the following figures. All serial link applications supported by the SSC are not listed here.

Figure 33-19. Audio Application Block Diagram





Figure 33-20. Codec Application Block Diagram



SCLK ΤK **FSYNC** TF CODEC First Data Out Time Slot TD SSC Data in RD RF RK CODEC Second Time Slot Serial Data Clock (SCLK) First Time Slot

Dstart

Figure 33-21. Time Slot Application Block Diagram

Frame sync (FSYNC)

Serial Data Out

Serial Data in



Second Time Slot

Dend

# 33.9 Synchronous Serial Controller (SSC) User Interface

Table 33-5. Register Mapping

Offset	Register	Name	Access	Reset
0x0	Control Register	SSC_CR	Write-only	ı
0x4	Clock Mode Register	SSC_CMR	Read/Write	0x0
0x8	Reserved	_	_	
0xC	Reserved	_	_	
0x10	Receive Clock Mode Register	SSC_RCMR	Read/Write	0x0
0x14	Receive Frame Mode Register	SSC_RFMR	Read/Write	0x0
0x18	Transmit Clock Mode Register	SSC_TCMR	Read/Write	0x0
0x1C	Transmit Frame Mode Register	SSC_TFMR	Read/Write	0x0
0x20	Receive Holding Register	SSC_RHR	Read-only	0x0
0x24	Transmit Holding Register	SSC_THR	Write-only	-
0x28	Reserved	_	_	-
0x2C	Reserved	_	_	-
0x30	Receive Sync. Holding Register	SSC_RSHR	Read-only	0x0
0x34	Transmit Sync. Holding Register	SSC_TSHR	Read/Write	0x0
0x38	Receive Compare 0 Register	SSC_RC0R	Read/Write	0x0
0x3C	Receive Compare 1 Register	SSC_RC1R	Read/Write	0x0
0x40	Status Register	SSC_SR	Read-only	0x000000CC
0x44	Interrupt Enable Register	SSC_IER	Write-only	_
0x48	Interrupt Disable Register	SSC_IDR	Write-only	-
0x4C	Interrupt Mask Register	SSC_IMR	Read-only	0x0
0x50-0xFC	Reserved	_	_	
0x100-0x124	Reserved for Peripheral Data Controller (PDC)	_	_	-

# 33.9.1 SSC Control Register

Name: SSC\_CR:

Address: 0xFFF9C000 (0), 0xFFFA0000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	-	-	-	-	-	ı	_
15	14	13	12	11	10	9	8
SWRST	-	_	-	-	_	TXDIS	TXEN
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RXDIS	RXEN

#### RXEN: Receive Enable

0: No effect.

1: Enables Receive if RXDIS is not set.

### • RXDIS: Receive Disable

0: No effect.

1: Disables Receive. If a character is currently being received, disables at end of current character reception.

#### • TXEN: Transmit Enable

0: No effect.

1: Enables Transmit if TXDIS is not set.

#### • TXDIS: Transmit Disable

0: No effect.

1: Disables Transmit. If a character is currently being transmitted, disables at end of current character transmission.

#### • SWRST: Software Reset

0: No effect.

1: Performs a software reset. Has priority on any other bit in SSC\_CR.



# 33.9.2 SSC Clock Mode Register

Name: SSC\_CMR

**Address:** 0xFFF9C004 (0), 0xFFFA0004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	-	_	_		-	_
15	14	13	12	11	10	9	8
_	_	ı	_		D	IV	
7	6	5	4	3	2	1	0
			D	IV			

### • DIV: Clock Divider

0: The Clock Divider is not active.

Any Other Value: The Divided Clock equals the Master Clock divided by 2 times DIV. The maximum bit rate is MCK/2. The minimum bit rate is MCK/2  $\times$  4095 = MCK/8190.

# 33.9.3 SSC Receive Clock Mode Register

Name: SSC\_RCMR

**Address:** 0xFFF9C010 (0), 0xFFFA0010 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
	PERIOD						
23	22	21	20	19	18	17	16
	STTDLY						
15	14	13	12	11	10	9	8
_	_	_	STOP	START			
7	6	5	4	3	2	1	0
CI	⟨G	CKI		CKO CKS			KS

#### CKS: Receive Clock Selection

CKS	Selected Receive Clock
0x0	Divided Clock
0x1	TK Clock signal
0x2	RK pin
0x3	Reserved

• CKO: Receive Clock Output Mode Selection

СКО	Receive Clock Output Mode	RK pin
0x0	None	Input-only
0x1	Continuous Receive Clock	Output
0x2	Receive Clock only during data transfers	Output
0x3-0x7	Reserved	

#### • CKI: Receive Clock Inversion

0: The data inputs (Data and Frame Sync signals) are sampled on Receive Clock falling edge. The Frame Sync signal output is shifted out on Receive Clock rising edge.

1: The data inputs (Data and Frame Sync signals) are sampled on Receive Clock rising edge. The Frame Sync signal output is shifted out on Receive Clock falling edge.

CKI affects only the Receive Clock and not the output clock signal.

CKG: Receive Clock Gating Selection

CKG	Receive Clock Gating
0x0	None, continuous clock
0x1	Receive Clock enabled only if RF Low
0x2	Receive Clock enabled only if RF High
0x3	Reserved



### • START: Receive Start Selection

START	Receive Start
0x0	Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
0x1	Transmit start
0x2	Detection of a low level on RF signal
0x3	Detection of a high level on RF signal
0x4	Detection of a falling edge on RF signal
0x5	Detection of a rising edge on RF signal
0x6	Detection of any level change on RF signal
0x7	Detection of any edge on RF signal
0x8	Compare 0
0x9-0xF	Reserved

#### • STOP: Receive Stop Selection

0: After completion of a data transfer when starting with a Compare 0, the receiver stops the data transfer and waits for a new compare 0.

1: After starting a receive with a Compare 0, the receiver operates in a continuous mode until a Compare 1 is detected.

### STTDLY: Receive Start Delay

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of reception. When the Receiver is programmed to start synchronously with the Transmitter, the delay is also applied.

Note: It is very important that STTDLY be set carefully. If STTDLY must be set, it should be done in relation to TAG (Receive Sync Data) reception.

#### • PERIOD: Receive Period Divider Selection

This field selects the divider to apply to the selected Receive Clock in order to generate a new Frame Sync Signal. If 0, no PERIOD signal is generated. If not 0, a PERIOD signal is generated each 2 x (PERIOD+1) Receive Clock.



### 33.9.4 SSC Receive Frame Mode Register

Name: SSC\_RFMR

**Address:** 0xFFF9C014 (0), 0xFFFA0014 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
FSLEN_EXT	FSLEN_EXT	FSLEN_EXT	FSLEN_EXT	_	_	_	FSEDGE
23	22	21	20	19	18	17	16
_		FSOS			FSL	_EN	
						_	_
15	14	13	12	11	10	9	8
_	1	_	_		DAT	ΓNB	
7	6	5	4	3	2	1	0
MSBF	_	LOOP			DATLEN		

### DATLEN: Data Length

0: Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits. Moreover, it defines the transfer size performed by the PDC assigned to the Receiver. If DATLEN is lower or equal to 7, data transfers are in bytes. If DATLEN is between 8 and 15 (included), half-words are transferred, and for any other value, 32-bit words are transferred.

## LOOP: Loop Mode

0: Normal operating mode.

1: RD is driven by TD, RF is driven by TF and TK drives RK.

#### MSBF: Most Significant Bit First

0: The lowest significant bit of the data register is sampled first in the bit stream.

1: The most significant bit of the data register is sampled first in the bit stream.

#### DATNB: Data Number per Frame

This field defines the number of data words to be received after each transfer start, which is equal to (DATNB + 1).

#### FSLEN: Receive Frame Sync Length

This field defines the number of bits sampled and stored in the Receive Sync Data Register. When this mode is selected by the START field in the Receive Clock Mode Register, it also determines the length of the sampled data to be compared to the Compare 0 or Compare 1 register.

This field is used with FSLEN\_EXT to determine the pulse length of the Receive Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN\_EXT \* 16) + 1 Receive Clock periods.



# • FSOS: Receive Frame Sync Output Selection

FSOS	Selected Receive Frame Sync Signal	RF Pin
0x0	None	Input-only
0x1	Negative Pulse	Output
0x2	Positive Pulse	Output
0x3	Driven Low during data transfer	Output
0x4	Driven High during data transfer	Output
0x5	Toggling at each start of data transfer Output	
0x6-0x7	Reserved	Undefined

# • FSEDGE: Frame Sync Edge Detection

Determines which edge on Frame Sync will generate the interrupt RXSYN in the SSC Status Register.

FSEDGE	Frame Sync Edge Detection			
0x0	Positive Edge Detection			
0x1	Negative Edge Detection			

## • FSLEN\_EXT: FSLEN Field Extension

Extends FSLEN field. For details, refer to FSLEN bit description on page 673.

# 33.9.5 SSC Transmit Clock Mode Register

Name: SSC\_TCMR

**Address:** 0xFFF9C018 (0), 0xFFFA0018 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			PEF	RIOD			
23	22	21	20	19	18	17	16
			STT	DLY			
15	14	13	12	11	10	9	8
_	_	_	_	START			
7	6	5	4	3	2	1	0
CI	CKG CKI CKO CKS			KS			

#### CKS: Transmit Clock Selection

CKS	Selected Transmit Clock
0x0	Divided Clock
0x1	RK Clock signal
0x2	TK Pin
0x3	Reserved

• CKO: Transmit Clock Output Mode Selection

СКО	Transmit Clock Output Mode	TK pin
0x0	None	Input-only
0x1	Continuous Transmit Clock	Output
0x2	Transmit Clock only during data transfers	Output
0x3-0x7	Reserved	

### • CKI: Transmit Clock Inversion

0: The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock falling edge. The Frame sync signal input is sampled on Transmit clock rising edge.

1: The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock rising edge. The Frame sync signal input is sampled on Transmit clock falling edge.

CKI affects only the Transmit Clock and not the output clock signal.

• CKG: Transmit Clock Gating Selection

CKG	Transmit Clock Gating
0x0	None, continuous clock
0x1	Transmit Clock enabled only if TF Low
0x2	Transmit Clock enabled only if TF High
0x3	Reserved



## • START: Transmit Start Selection

START	Transmit Start
0x0	Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data.
0x1	Receive start
0x2	Detection of a low level on TF signal
0x3	Detection of a high level on TF signal
0x4	Detection of a falling edge on TF signal
0x5	Detection of a rising edge on TF signal
0x6	Detection of any level change on TF signal
0x7	Detection of any edge on TF signal
0x8-0xF	Reserved

### • STTDLY: Transmit Start Delay

If STTDLY is not 0, a delay of STTDLY clock cycles is inserted between the start event and the actual start of transmission of data. When the Transmitter is programmed to start synchronously with the Receiver, the delay is also applied.

Note: STTDLY must be set carefully. If STTDLY is too short in respect to TAG (Transmit Sync Data) emission, data is emitted instead of the end of TAG.

#### • PERIOD: Transmit Period Divider Selection

This field selects the divider to apply to the selected Transmit Clock to generate a new Frame Sync Signal. If 0, no period signal is generated. If not 0, a period signal is generated at each 2 x (PERIOD+1) Transmit Clock.



## 33.9.6 SSC Transmit Frame Mode Register

Name: SSC TFMR

**Address:** 0xFFF9C01C (0), 0xFFFA001C (1)

Access: Read/Write

31	30	29	28	27	26	25	24
FSLEN_EXT	FSLEN_EXT	FSLEN_EXT	FSLEN_EXT	_	_	_	FSEDGE
23	22	21	20	19	18	17	16
FSDEN		FSOS			FSI	.EN	
15	14	13	12	11	10	9	8
_	-	-	-		DA	ΓNB	
_	_	_		_	_		
7	6	5	4	3	2	1	0
MSBF	_	DATDEF			DATLEN		

### DATLEN: Data Length

0: Forbidden value (1-bit data length not supported).

Any other value: The bit stream contains DATLEN + 1 data bits. Moreover, it defines the transfer size performed by the PDC assigned to the Transmit. If DATLEN is lower or equal to 7, data transfers are bytes, if DATLEN is between 8 and 15 (included), half-words are transferred, and for any other value, 32-bit words are transferred.

#### DATDEF: Data Default Value

This bit defines the level driven on the TD pin while out of transmission. Note that if the pin is defined as multi-drive by the PIO Controller, the pin is enabled only if the SCC TD output is 1.

#### MSBF: Most Significant Bit First

0: The lowest significant bit of the data register is shifted out first in the bit stream.

1: The most significant bit of the data register is shifted out first in the bit stream.

#### • DATNB: Data Number per frame

This field defines the number of data words to be transferred after each transfer start, which is equal to (DATNB +1).

#### FSLEN: Transmit Frame Sync Length

This field defines the length of the Transmit Frame Sync signal and the number of bits shifted out from the Transmit Sync Data Register if FSDEN is 1.

This field is used with FSLEN EXT to determine the pulse length of the Transmit Frame Sync signal.

Pulse length is equal to FSLEN + (FSLEN\_EXT \* 16) + 1 Transmit Clock period.



• FSOS: Transmit Frame Sync Output Selection

FSOS	Selected Transmit Frame Sync Signal	TF Pin
0x0	None	Input-only
0x1	Negative Pulse	Output
0x2	Positive Pulse	Output
0x3	Driven Low during data transfer	Output
0x4	Driven High during data transfer	Output
0x5	Toggling at each start of data transfer	Output
0x6-0x7	Reserved	Undefined

## • FSDEN: Frame Sync Data Enable

0: The TD line is driven with the default value during the Transmit Frame Sync signal.

1: SSC\_TSHR value is shifted out during the transmission of the Transmit Frame Sync signal.

# • FSEDGE: Frame Sync Edge Detection

Determines which edge on frame sync will generate the interrupt TXSYN (Status Register).

FSEDGE	Frame Sync Edge Detection
0x0	Positive Edge Detection
0x1	Negative Edge Detection

### FSLEN\_EXT: FSLEN Field Extension

Extends FSLEN field. For details, refer to FSLEN bit description on page 677.

# 33.9.7 SSC Receive Holding Register

Name: SSC\_RHR

**Address:** 0xFFF9C020 (0), 0xFFFA0020 (1)

Access: Read-only

31	30	29	28	27	26	25	24		
RDAT									
23	22	21	20	19	18	17	16		
	RDAT								
15	14	13	12	11	10	9	8		
	RDAT								
7	6	5	4	3	2	1	0		
RDAT									

## • RDAT: Receive Data

Right aligned regardless of the number of data bits defined by DATLEN in SSC\_RFMR.



# 33.9.8 SSC Transmit Holding Register

Name: SSC\_THR

**Address:** 0xFFF9C024 (0), 0xFFFA0024 (1)

Access: Write-only

31	30	29	28	27	26	25	24		
TDAT									
23	22	21	20	19	18	17	16		
	TDAT								
15	14	13	12	11	10	9	8		
	TDAT								
7	6	5	4	3	2	1	0		
TDAT									

## • TDAT: Transmit Data

Right aligned regardless of the number of data bits defined by DATLEN in SSC\_TFMR.

# 33.9.9 SSC Receive Synchronization Holding Register

Name: SSC\_RSHR

**Address:** 0xFFF9C030 (0), 0xFFFA0030 (1)

Access: Read-only

	•								
31	30	29	28	27	26	25	24		
_	_	-	-	-	_	-	_		
23	22	21	20	19	18	17	16		
_	_	_	_	_	_	_	_		
15	14	13	12	11	10	9	8		
	RSDAT								
7	6	5	4	3	2	1	0		
RSDAT									

<sup>•</sup> RSDAT: Receive Synchronization Data



# 33.9.10 SSC Transmit Synchronization Holding Register

Name: SSC\_TSHR

**Address:** 0xFFF9C034 (0), 0xFFFA0034 (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_	_	_	-	-		
23	22	21	20	19	18	17	16		
_	_	_	-	_	-	-	_		
15	14	13	12	11	10	9	8		
	TSDAT								
7	6	5	4	3	2	1	0		
TSDAT									

<sup>•</sup> TSDAT: Transmit Synchronization Data

# 33.9.11 SSC Receive Compare 0 Register

Name: SSC\_RC0R

**Address:** 0xFFF9C038 (0), 0xFFFA0038 (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_	_	_	_	_		
23	22	21	20	19	18	17	16		
_	_	1	_	-	-	-	_		
15	14	13	12	11	10	9	8		
	CP0								
7	6	5	4	3	2	1	0		
CP0									

• CP0: Receive Compare Data 0



# 33.9.12 SSC Receive Compare 1 Register

Name: SSC\_RC1R

**Address:** 0xFFF9C03C (0), 0xFFFA003C (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	-	_	_	-	-	-		
23	22	21	20	19	18	17	16		
_	_	-	_	-	-	-	_		
15	14	13	12	11	10	9	8		
	CP1								
7	6	5	4	3	2	1	0		
CP1									

<sup>•</sup> CP1: Receive Compare Data 1

## 33.9.13 SSC Status Register

Name: SSC\_SR

**Address:** 0xFFF9C040 (0), 0xFFFA0040 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	-	RXEN	TXEN
						_	_
15	14	13	12	11	10	9	8
_	_	-	_	RXSYN	TXSYN	CP1	CP0
_	_	_		_	_		
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

## • TXRDY: Transmit Ready

0: Data has been loaded in SSC\_THR and is waiting to be loaded in the Transmit Shift Register (TSR).

1: SSC\_THR is empty.

# • TXEMPTY: Transmit Empty

0: Data remains in SSC\_THR or is currently transmitted from TSR.

1: Last data written in SSC\_THR has been loaded in TSR and last data loaded in TSR has been transmitted.

#### • ENDTX: End of Transmission

0: The register SSC\_TCR has not reached 0 since the last write in SSC\_TCR or SSC\_TNCR.

1: The register SSC\_TCR has reached 0 since the last write in SSC\_TCR or SSC\_TNCR.

#### • TXBUFE: Transmit Buffer Empty

0: SSC\_TCR or SSC\_TNCR have a value other than 0.

1: Both SSC\_TCR and SSC\_TNCR have a value of 0.

## • RXRDY: Receive Ready

0: SSC\_RHR is empty.

1: Data has been received and loaded in SSC\_RHR.

#### OVRUN: Receive Overrun

0: No data has been loaded in SSC\_RHR while previous data has not been read since the last read of the Status Register.

1: Data has been loaded in SSC\_RHR while previous data has not yet been read since the last read of the Status Register.

## • ENDRX: End of Reception

0: Data is written on the Receive Counter Register or Receive Next Counter Register.

1: End of PDCDMAC transfer when Receive Counter Register has arrived at zero.



## • RXBUFF: Receive Buffer Full

0: SSC\_RCR or SSC\_RNCR have a value other than 0.

1: Both SSC\_RCR and SSC\_RNCR have a value of 0.

## CP0: Compare 0

0: A compare 0 has not occurred since the last read of the Status Register.

1: A compare 0 has occurred since the last read of the Status Register.

# • CP1: Compare 1

0: A compare 1 has not occurred since the last read of the Status Register.

1: A compare 1 has occurred since the last read of the Status Register.

## • TXSYN: Transmit Sync

0: A Tx Sync has not occurred since the last read of the Status Register.

1: A Tx Sync has occurred since the last read of the Status Register.

## RXSYN: Receive Sync

0: An Rx Sync has not occurred since the last read of the Status Register.

1: An Rx Sync has occurred since the last read of the Status Register.

## • TXEN: Transmit Enable

0: Transmit is disabled.

1: Transmit is enabled.

#### • RXEN: Receive Enable

0: Receive is disabled.

1: Receive is enabled.

# 33.9.14 SSC Interrupt Enable Register

Name: SSC\_IER

**Address:** 0xFFF9C044 (0), 0xFFFA0044 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	ı	_	-	-	ı	ı	_
15	14	13	12	11	10	9	8
_	ı	_	ı	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

## • TXRDY: Transmit Ready Interrupt Enable

0: No effect.

1: Enables the Transmit Ready Interrupt.

# • TXEMPTY: Transmit Empty Interrupt Enable

0: No effect.

1: Enables the Transmit Empty Interrupt.

## • ENDTX: End of Transmission Interrupt Enable

0: No effect.

1: Enables the End of Transmission Interrupt.

# • TXBUFE: Transmit Buffer Empty Interrupt Enable

0: No effect.

1: Enables the Transmit Buffer Empty Interrupt

# • RXRDY: Receive Ready Interrupt Enable

0: No effect.

1: Enables the Receive Ready Interrupt.

# • OVRUN: Receive Overrun Interrupt Enable

0: No effect.

1: Enables the Receive Overrun Interrupt.

## • ENDRX: End of Reception Interrupt Enable

0: No effect.

1: Enables the End of Reception Interrupt.



# • RXBUFF: Receive Buffer Full Interrupt Enable

- 0: No effect.
- 1: Enables the Receive Buffer Full Interrupt.

# • CP0: Compare 0 Interrupt Enable

- 0: No effect.
- 1: Enables the Compare 0 Interrupt.
- CP1: Compare 1 Interrupt Enable
- 0: No effect.
- 1: Enables the Compare 1 Interrupt.
- TXSYN: Tx Sync Interrupt Enable
- 0: No effect.
- 1: Enables the Tx Sync Interrupt.
- RXSYN: Rx Sync Interrupt Enable
- 0: No effect.
- 1: Enables the Rx Sync Interrupt.

# 33.9.15 SSC Interrupt Disable Register

Name: SSC\_IDR

**Address:** 0xFFF9C048 (0), 0xFFFA0048 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

# • TXRDY: Transmit Ready Interrupt Disable

0: No effect.

1: Disables the Transmit Ready Interrupt.

# • TXEMPTY: Transmit Empty Interrupt Disable

0: No effect.

1: Disables the Transmit Empty Interrupt.

## • ENDTX: End of Transmission Interrupt Disable

0: No effect.

1: Disables the End of Transmission Interrupt.

# • TXBUFE: Transmit Buffer Empty Interrupt Disable

0: No effect.

1: Disables the Transmit Buffer Empty Interrupt.

# • RXRDY: Receive Ready Interrupt Disable

0: No effect.

1: Disables the Receive Ready Interrupt.

## • OVRUN: Receive Overrun Interrupt Disable

0: No effect.

1: Disables the Receive Overrun Interrupt.

## • ENDRX: End of Reception Interrupt Disable

0: No effect.

1: Disables the End of Reception Interrupt.



- RXBUFF: Receive Buffer Full Interrupt Disable
- 0: No effect.
- 1: Disables the Receive Buffer Full Interrupt.
- CP0: Compare 0 Interrupt Disable
- 0: No effect.
- 1: Disables the Compare 0 Interrupt.
- CP1: Compare 1 Interrupt Disable
- 0: No effect.
- 1: Disables the Compare 1 Interrupt.
- TXSYN: Tx Sync Interrupt Enable
- 0: No effect.
- 1: Disables the Tx Sync Interrupt.
- RXSYN: Rx Sync Interrupt Enable
- 0: No effect.
- 1: Disables the Rx Sync Interrupt.

# 33.9.16 SSC Interrupt Mask Register

Name: SSC\_IMR

**Address:** 0xFFF9C04C (0), 0xFFFA004C (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	RXSYN	TXSYN	CP1	CP0
7	6	5	4	3	2	1	0
RXBUFF	ENDRX	OVRUN	RXRDY	TXBUFE	ENDTX	TXEMPTY	TXRDY

# • TXRDY: Transmit Ready Interrupt Mask

0: The Transmit Ready Interrupt is disabled.

1: The Transmit Ready Interrupt is enabled.

# • TXEMPTY: Transmit Empty Interrupt Mask

0: The Transmit Empty Interrupt is disabled.

1: The Transmit Empty Interrupt is enabled.

## ENDTX: End of Transmission Interrupt Mask

0: The End of Transmission Interrupt is disabled.

1: The End of Transmission Interrupt is enabled.

# • TXBUFE: Transmit Buffer Empty Interrupt Mask

0: The Transmit Buffer Empty Interrupt is disabled.

1: The Transmit Buffer Empty Interrupt is enabled.

# • RXRDY: Receive Ready Interrupt Mask

0: The Receive Ready Interrupt is disabled.

1: The Receive Ready Interrupt is enabled.

## OVRUN: Receive Overrun Interrupt Mask

0: The Receive Overrun Interrupt is disabled.

1: The Receive Overrun Interrupt is enabled.

## • ENDRX: End of Reception Interrupt Mask

0: The End of Reception Interrupt is disabled.

1: The End of Reception Interrupt is enabled.



# • RXBUFF: Receive Buffer Full Interrupt Mask

0: The Receive Buffer Full Interrupt is disabled.

1: The Receive Buffer Full Interrupt is enabled.

# • CP0: Compare 0 Interrupt Mask

0: The Compare 0 Interrupt is disabled.

1: The Compare 0 Interrupt is enabled.

# • CP1: Compare 1 Interrupt Mask

0: The Compare 1 Interrupt is disabled.

1: The Compare 1 Interrupt is enabled.

# • TXSYN: Tx Sync Interrupt Mask

0: The Tx Sync Interrupt is disabled.

1: The Tx Sync Interrupt is enabled.

# • RXSYN: Rx Sync Interrupt Mask

0: The Rx Sync Interrupt is disabled.

1: The Rx Sync Interrupt is enabled.

# 34. Ethernet MAC 10/100 (EMAC)

# 34.1 Description

The EMAC module implements a 10/100 Ethernet MAC compatible with the IEEE 802.3 standard using an address checker, statistics and control registers, receive and transmit blocks, and a DMA interface.

The address checker recognizes four specific 48-bit addresses and contains a 64-bit hash register for matching multicast and unicast addresses. It can recognize the broadcast address of all ones, copy all frames, and act on an external address match signal.

The statistics register block contains registers for counting various types of event associated with transmit and receive operations. These registers, along with the status words stored in the receive buffer list, enable software to generate network management statistics compatible with IEEE 802.3.


## 34.2 Embedded Characteristics

- Compatibility with IEEE Standard 802.3
- 10 and 100 Mbits per second data throughput capability
- Full- and half-duplex operations
- MII or RMII interface to the physical layer
- Register Interface to address, data, status and control registers
- DMA Interface, operating as a master on the Memory Controller
- Interrupt generation to signal receive and transmit completion
- 128-byte transmit and 128-byte receive FIFOs
- Automatic pad and CRC generation on transmitted frames
- Address checking logic to recognize four 48-bit addresses
- Supports promiscuous mode where all valid frames are copied to memory
- Supports physical layer management through MDIO interface
- Supports Wake-on-LAN. The receiver supports Wake-on-LAN by detecting the following events on incoming receive frames:
  - Magic packet
  - ARP request to the device IP address
  - Specific address 1 filter match
  - Multicast hash filter match



# 34.3 Block Diagram

Figure 34-1. EMAC Block Diagram



# 34.4 Functional Description

The MACB has several clock domains:

- System bus clock (AHB and APB): DMA and register blocks
- Transmit clock: transmit block
- Receive clock: receive and address checker block

The system bus clock must run at least as fast as the receive clock and transmit clock (25 MHz at 100 Mbps, and 2.5 MHZ at 10 Mbps).

Figure 34-1 illustrates the different blocks of the EMAC module.

The control registers drive the MDIO interface, set up up DMA activity, start frame transmission and select modes of operation such as full- or half-duplex.

The receive block checks for valid preamble, FCS, alignment and length, and presents received frames to the address checking block and DMA interface.

The transmit block takes data from the DMA interface, adds preamble and, if necessary, pad and FCS, and transmits data according to the CSMA/CD (carrier sense multiple access with collision detect) protocol. The start of transmission is deferred if CRS (carrier sense) is active.

If COL (collision) becomes active during transmission, a jam sequence is asserted and the transmission is retried after a random back off. CRS and COL have no effect in full duplex mode.

The DMA block connects to external memory through its AHB bus interface. It contains receive and transmit FIFOs for buffering frame data. It loads the transmit FIFO and empties the receive FIFO using AHB bus master operations. Receive data is not sent to memory until the address checking logic has determined that the frame should be copied. Receive or transmit frames are stored in one or more buffers. Receive buffers have a fixed length of 128 bytes. Transmit buffers range in length between 0 and 2047 bytes, and up to 128 buffers are permitted per frame. The DMA block manages the transmit and receive framebuffer queues. These queues can hold multiple frames.

#### 34.4.1 Clock

Synchronization module in the EMAC requires that the bus clock (hclk) runs at the speed of the macb\_tx/rx\_clk at least, which is 25 MHz at 100 Mbps, and 2.5 MHz at 10 Mbps.

#### 34.4.2 Memory Interface

Frame data is transferred to and from the EMAC through the DMA interface. All transfers are 32-bit words and may be single accesses or bursts of 2, 3 or 4 words. Burst accesses do not cross sixteen-byte boundaries. Bursts of 4 words are the default data transfer; single accesses or bursts of less than four words may be used to transfer data at the beginning or the end of a buffer.

The DMA controller performs six types of operation on the bus. In order of priority, these are:

- 1. Receive buffer manager write
- 2. Receive buffer manager read
- 3. Transmit data DMA read
- 4. Receive data DMA write
- 5. Transmit buffer manager read
- 6. Transmit buffer manager write

## 34.4.2.1 FIFO

The FIFO depths are 128 bytes for receive and 128 bytes for transmit and are a function of the system clock speed, memory latency and network speed.



Data is typically transferred into and out of the FIFOs in bursts of four words. For receive, a bus request is asserted when the FIFO contains four words and has space for 28 more. For transmit, a bus request is generated when there is space for four words, or when there is space for 27 words if the next transfer is to be only one or two words.

Thus the bus latency must be less than the time it takes to load the FIFO and transmit or receive three words (112 bytes) of data.

At 100 Mbit/s, it takes 8960 ns to transmit or receive 112 bytes of data. In addition, six master clock cycles should be allowed for data to be loaded from the bus and to propagate through the FIFOs. For a 133 MHz master clock this takes 45 ns, making the bus latency requirement 8915 ns.

#### 34.4.2.2 Receive Buffers

Received frames, including CRC/FCS optionally, are written to receive buffers stored in memory. Each receive buffer is 128 bytes long. The start location for each receive buffer is stored in memory in a list of receive buffer descriptors at a location pointed to by the receive buffer queue pointer register. The receive buffer start location is a word address. For the first buffer of a frame, the start location can be offset by up to three bytes depending on the value written to bits 14 and 15 of the network configuration register. If the start location of the buffer is offset the available length of the first buffer of a frame is reduced by the corresponding number of bytes.

Each list entry consists of two words, the first being the address of the receive buffer and the second being the receive status. If the length of a receive frame exceeds the buffer length, the status word for the used buffer is written with zeroes except for the "start of frame" bit and the offset bits, if appropriate. Bit zero of the address field is written to one to show the buffer has been used. The receive buffer manager then reads the location of the next receive buffer and fills that with receive frame data. The final buffer descriptor status word contains the complete frame status. Refer to Table 34-1 for details of the receive buffer descriptor list.

Table 34-1. Receive Buffer Descriptor Entry

Bit	Function				
	Word 0				
31:2	31:2 Address of beginning of buffer				
1	Wrap - marks last descriptor in receive buffer descriptor list.				
0	Ownership - needs to be zero for the EMAC to write data to the receive buffer. The EMAC sets this to one once it has successfully written a frame to memory.				
	Software has to clear this bit before the buffer can be used again.				
	Word 1				
31	Global all ones broadcast address detected				
30	Multicast hash match				
29	Unicast hash match				
28	External address match				
27	Reserved for future use				
26	Specific address register 1 match				
25	Specific address register 2 match				
24	Specific address register 3 match				
23	Specific address register 4 match				
22	Type ID match				
21	VLAN tag detected (i.e., type id of 0x8100)				
20	Priority tag detected (i.e., type id of 0x8100 and null VLAN identifier)				

Table 34-1. Receive Buffer Descriptor Entry (Continued)

Bit	Function			
19:17	VLAN priority (only valid if bit 21 is set)			
16	Concatenation format indicator (CFI) bit (only valid if bit 21 is set)			
15	End of frame - when set the buffer contains the end of a frame. If end of frame is not set, then the only other valid status are bits 12, 13 and 14.			
14	Start of frame - when set the buffer contains the start of a frame. If both bits 15 and 14 are set, then the buffer contains a whole frame.			
13:12	Receive buffer offset - indicates the number of bytes by which the data in the first buffer is offset from the word address. Updated with the current values of the network configuration register. If jumbo frame mode is enabled through bit 3 of the network configuration register, then bits 13:12 of the receive buffer descriptor entry are used to indicate bits 13:12 of the frame length.			
11:0	Length of frame including FCS (if selected). Bits 13:12 are also used if jumbo frame mode is selected.			

To receive frames, the buffer descriptors must be initialized by writing an appropriate address to bits 31 to 2 in the first word of each list entry. Bit zero must be written with zero. Bit one is the wrap bit and indicates the last entry in the list.

The start location of the receive buffer descriptor list must be written to the receive buffer queue pointer register before setting the receive enable bit in the network control register to enable receive. As soon as the receive block starts writing received frame data to the receive FIFO, the receive buffer manager reads the first receive buffer location pointed to by the receive buffer queue pointer register.

If the filter block then indicates that the frame should be copied to memory, the receive data DMA operation starts writing data into the receive buffer. If an error occurs, the buffer is recovered. If the current buffer pointer has its wrap bit set or is the 1024<sup>th</sup> descriptor, the next receive buffer location is read from the beginning of the receive descriptor list. Otherwise, the next receive buffer location is read from the next word in memory.

There is an 11-bit counter to count out the 2048 word locations of a maximum length, receive buffer descriptor list. This is added with the value originally written to the receive buffer queue pointer register to produce a pointer into the list. A read of the receive buffer queue pointer register returns the pointer value, which is the queue entry currently being accessed. The counter is reset after receive status is written to a descriptor that has its wrap bit set or rolls over to zero after 1024 descriptors have been accessed. The value written to the receive buffer pointer register may be any word-aligned address, provided that there are at least 2048 word locations available between the pointer and the top of the memory.

Section 3.6 of the AMBA 2.0 specification states that bursts should not cross 1K boundaries. As receive buffer manager writes are bursts of two words, to ensure that this does not occur, it is best to write the pointer register with the least three significant bits set to zero. As receive buffers are used, the receive buffer manager sets bit zero of the first word of the descriptor to indicate *used*. If a receive error is detected the receive buffer currently being written is recovered. Previous buffers are not recovered. Software should search through the *used* bits in the buffer descriptors to find out how many frames have been received. It should be checking the start-of-frame and end-of-frame bits, and not rely on the value returned by the receive buffer queue pointer register which changes continuously as more buffers are used.

For CRC errored frames, excessive length frames or length field mismatched frames, all of which are counted in the statistics registers, it is possible that a frame fragment might be stored in a sequence of receive buffers. Software can detect this by looking for start of frame bit set in a buffer following a buffer with no end of frame bit set.

For a properly working Ethernet system, there should be no excessively long frames or frames greater than 128 bytes with CRC/FCS errors. Collision fragments are less than 128 bytes long. Therefore, it is a rare occurrence to find a frame fragment in a receive buffer.



If bit zero is set when the receive buffer manager reads the location of the receive buffer, then the buffer has already been used and cannot be used again until software has processed the frame and cleared bit zero. In this case, the DMA block sets the buffer not available bit in the receive status register and triggers an interrupt.

If bit zero is set when the receive buffer manager reads the location of the receive buffer and a frame is being received, the frame is discarded and the receive resource error statistics register is incremented.

A receive overrun condition occurs when bus was not granted in time or because HRESP was not OK (bus error). In a receive overrun condition, the receive overrun interrupt is asserted and the buffer currently being written is recovered. The next frame received with an address that is recognized reuses the buffer.

If bit 17 of the network configuration register is set, the FCS of received frames shall not be copied to memory. The frame length indicated in the receive status field shall be reduced by four bytes in this case.

#### 34.4.2.3 Transmit Buffer

Frames to be transmitted are stored in one or more transmit buffers. Transmit buffers can be between 0 and 2047 bytes long, so it is possible to transmit frames longer than the maximum length specified in IEEE Standard 802.3. Zero length buffers are allowed. The maximum number of buffers permitted for each transmit frame is 128.

The start location for each transmit buffer is stored in memory in a list of transmit buffer descriptors at a location pointed to by the transmit buffer queue pointer register. Each list entry consists of two words, the first being the byte address of the transmit buffer and the second containing the transmit control and status. Frames can be transmitted with or without automatic CRC generation. If CRC is automatically generated, pad is also automatically generated to take frames to a minimum length of 64 bytes. Table 34-2 on page 699 defines an entry in the transmit buffer descriptor list. To transmit frames, the buffer descriptors must be initialized by writing an appropriate byte address to bits 31 to 0 in the first word of each list entry. The second transmit buffer descriptor is initialized with control information that indicates the length of the buffer, whether or not it is to be transmitted with CRC and whether the buffer is the last buffer in the frame.

After transmission, the control bits are written back to the second word of the first buffer along with the "used" bit and other status information. Bit 31 is the "used" bit which must be zero when the control word is read if transmission is to happen. It is written to one when a frame has been transmitted. Bits 27, 28 and 29 indicate various transmit error conditions. Bit 30 is the "wrap" bit which can be set for any buffer within a frame. If no wrap bit is encountered after 1024 descriptors, the queue pointer rolls over to the start in a similar fashion to the receive queue.

The transmit buffer queue pointer register must not be written while transmit is active. If a new value is written to the transmit buffer queue pointer register, the queue pointer resets itself to point to the beginning of the new queue. If transmit is disabled by writing to bit 3 of the network control, the transmit buffer queue pointer register resets to point to the beginning of the transmit queue. Note that disabling receive does not have the same effect on the receive queue pointer.

Once the transmit queue is initialized, transmit is activated by writing to bit 9, the *Transmit Start* bit of the network control register. Transmit is halted when a buffer descriptor with its *used* bit set is read, or if a transmit error occurs, or by writing to the transmit halt bit of the network control register. (Transmission is suspended if a pause frame is received while the pause enable bit is set in the network configuration register.) Rewriting the start bit while transmission is active is allowed.

Transmission control is implemented with a Tx\_go variable which is readable in the transmit status register at bit location 3. The Tx\_go variable is reset when:

- transmit is disabled
- a buffer descriptor with its ownership bit set is read
- a new value is written to the transmit buffer queue pointer register
- bit 10, tx\_halt, of the network control register is written
- there is a transmit error such as too many retries or a transmit underrun.



To set tx\_go, write to bit 9, tx\_start, of the network control register. Transmit halt does not take effect until any ongoing transmit finishes. If a collision occurs during transmission of a multi-buffer frame, transmission automatically restarts from the first buffer of the frame. If a "used" bit is read midway through transmission of a multi-buffer frame, this is treated as a transmit error. Transmission stops, tx\_er is asserted and the FCS is bad.

If transmission stops due to a transmit error, the transmit queue pointer resets to point to the beginning of the transmit queue. Software needs to re-initialize the transmit queue after a transmit error.

If transmission stops due to a "used" bit being read at the start of the frame, the transmission queue pointer is not reset and transmit starts from the same transmit buffer descriptor when the transmit start bit is written.

Table 34-2. Transmit Buffer Descriptor Entry

Bit	Function			
	Word 0			
31:0	Byte Address of buffer			
	Word 1			
Used. Needs to be zero for the EMAC to read data from the transmit buffer. The EMAC sets this to one for the first buframe once it has been successfully transmitted.				
31	Software has to clear this bit before the buffer can be used again.			
	Note: This bit is only set for the first buffer in a frame unlike receive where all buffers have the Used bit set once used.			
30	Wrap. Marks last descriptor in transmit buffer descriptor list.			
29	Retry limit exceeded, transmit error detected			
28	Transmit underrun, occurs either when hresp is not OK (bus error) or the transmit data could not be fetched in time or when buffers are exhausted in mid frame.			
27	Buffers exhausted in mid frame			
26:17	Reserved			
16	No CRC. When set, no CRC is appended to the current frame. This bit only needs to be set for the last buffer of a frame.			
15	Last buffer. When set, this bit indicates the last buffer in the current frame has been reached.			
14:11	Reserved			
10:0	Length of buffer			

#### 34.4.3 Transmit Block

This block transmits frames in accordance with the Ethernet IEEE 802.3 CSMA/CD protocol. Frame assembly starts by adding preamble and the start frame delimiter. Data is taken from the transmit FIFO a word at a time. Data is transmitted least significant nibble first. If necessary, padding is added to increase the frame length to 60 bytes. CRC is calculated as a 32-bit polynomial. This is inverted and appended to the end of the frame, taking the frame length to a minimum of 64 bytes. If the No CRC bit is set in the second word of the last buffer descriptor of a transmit frame, neither pad nor CRC are appended.

In full-duplex mode, frames are transmitted immediately. Back-to-back frames are transmitted at least 96 bit times apart to guarantee the interframe gap.

In half-duplex mode, the transmitter checks carrier sense. If asserted, it waits for it to de-assert and then starts transmission after the interframe gap of 96 bit times. If the collision signal is asserted during transmission, the transmitter transmits a jam sequence of 32 bits taken from the data register and then retry transmission after the back off time has elapsed.

The back-off time is based on an XOR of the 10 least significant bits of the data coming from the transmit FIFO and a 10-bit pseudo random number generator. The number of bits used depends on the number of collisions seen.



After the first collision, 1 bit is used, after the second 2, and so on up to 10. Above 10, all 10 bits are used. An error is indicated and no further attempts are made if 16 attempts cause collisions.

If transmit DMA underruns, bad CRC is automatically appended using the same mechanism as jam insertion and the tx\_er signal is asserted. For a properly configured system, this should never happen.

If the back pressure bit is set in the network control register in half duplex mode, the transmit block transmits 64 bits of data, which can consist of 16 nibbles of 1011 or in bit-rate mode 64 1s, whenever it sees an incoming frame to force a collision. This provides a way of implementing flow control in half-duplex mode.

#### 34.4.4 Pause Frame Support

The start of an 802.3 pause frame is as follows:

Table 34-3. Start of an 802.3 Pause Frame

Destination Address	Source Address	Type (Mac Control Frame)	Pause Opcode	Pause Time
0x0180C2000001	6 bytes	0x8808	0x0001	2 bytes

The network configuration register contains a receive pause enable bit (13). If a valid pause frame is received, the pause time register is updated with the frame's pause time, regardless of its current contents and regardless of the state of the configuration register bit 13. An interrupt (12) is triggered when a pause frame is received, assuming it is enabled in the interrupt mask register. If bit 13 is set in the network configuration register and the value of the pause time register is non-zero, no new frame is transmitted until the pause time register has decremented to zero.

The loading of a new pause time, and hence the pausing of transmission, only occurs when the EMAC is configured for full-duplex operation. If the EMAC is configured for half-duplex, there is no transmission pause, but the pause frame received interrupt is still triggered.

A valid pause frame is defined as having a destination address that matches either the address stored in specific address register 1 or matches 0x0180C2000001 and has the MAC control frame type ID of 0x8808 and the pause opcode of 0x0001. Pause frames that have FCS or other errors are treated as invalid and are discarded. Valid pause frames received increment the Pause Frame Received statistic register.

The pause time register decrements every 512 bit times (i.e., 128 rx\_clks in nibble mode) once transmission has stopped. For test purposes, the register decrements every rx\_clk cycle once transmission has stopped if bit 12 (retry test) is set in the network configuration register. If the pause enable bit (13) is not set in the network configuration register, then the decrementing occurs regardless of whether transmission has stopped or not.

An interrupt (13) is asserted whenever the pause time register decrements to zero (assuming it is enabled in the interrupt mask register).

## 34.4.5 Receive Block

The receive block checks for valid preamble, FCS, alignment and length, presents received frames to the DMA block and stores the frames destination address for use by the address checking block. If, during frame reception, the frame is found to be too long or rx\_er is asserted, a bad frame indication is sent to the DMA block. The DMA block then ceases sending data to memory. At the end of frame reception, the receive block indicates to the DMA block whether the frame is good or bad. The DMA block recovers the current receive buffer if the frame was bad. The receive block signals the register block to increment the alignment error, the CRC (FCS) error, the short frame, long frame, jabber error, the receive symbol error statistics and the length field mismatch statistics.

The enable bit for jumbo frames in the network configuration register allows the EMAC to receive jumbo frames of up to 10240 bytes in size. This operation does not form part of the IEEE802.3 specification and is disabled by default. When jumbo frames are enabled, frames received with a frame size greater than 10240 bytes are discarded.



## 34.4.6 Address Checking Block

The address checking (or filter) block indicates to the DMA block which receive frames should be copied to memory. Whether a frame is copied depends on what is enabled in the network configuration register, the state of the external match pin, the contents of the specific address and hash registers and the frame's destination address. In this implementation of the EMAC, the frame's source address is not checked. Provided that bit 18 of the Network Configuration register is not set, a frame is not copied to memory if the EMAC is transmitting in half duplex mode at the time a destination address is received. If bit 18 of the Network Configuration register is set, frames can be received while transmitting in half-duplex mode.

Ethernet frames are transmitted a byte at a time, least significant bit first. The first six bytes (48 bits) of an Ethernet frame make up the destination address. The first bit of the destination address, the LSB of the first byte of the frame, is the group/individual bit: this is *One* for multicast addresses and *Zero* for unicast. The *All Ones* address is the broadcast address, and a special case of multicast.

The EMAC supports recognition of four specific addresses. Each specific address requires two registers, specific address register bottom and specific address register top. Specific address register bottom stores the first four bytes of the destination address and specific address register top contains the last two bytes. The addresses stored can be specific, group, local or universal.

The destination address of received frames is compared against the data stored in the specific address registers once they have been activated. The addresses are deactivated at reset or when their corresponding specific address register bottom is written. They are activated when specific address register top is written. If a receive frame address matches an active address, the frame is copied to memory.

The following example illustrates the use of the address match registers for a MAC address of 21:43:65:87:A9:CB.

Preamble 55

SFD D5

DA (Octet0 - LSB) 21

DA(Octet 1) 43

DA(Octet 2) 65

DA(Octet 3) 87

DA(Octet 4) A9

DA (Octet5 - MSB) CB

SA (LSB) 00

**SA 00** 

SA 00

**SA 00** 

**SA 00** 

SA (MSB) 43

SA (LSB) 21

The sequence above shows the beginning of an Ethernet frame. Byte order of transmission is from top to bottom as shown. For a successful match to specific address 1, the following address matching registers must be set up:

- Base address + 0x98 0x87654321 (Bottom)
- Base address + 0x9C 0x0000CBA9 (Top)

And for a successful match to the Type ID register, the following should be set up:

Base address + 0xB8 0x00004321



#### 34.4.7 Broadcast Address

The broadcast address of 0xFFFFFFFFFF is recognized if the 'no broadcast' bit in the network configuration register is zero.

#### 34.4.8 Hash Addressing

The hash address register is 64 bits long and takes up two locations in the memory map. The least significant bits are stored in hash register bottom and the most significant bits in hash register top.

The unicast hash enable and the multicast hash enable bits in the network configuration register enable the reception of hash matched frames. The destination address is reduced to a 6-bit index into the 64-bit hash register using the following hash function. The hash function is an *exclusive or* of every sixth bit of the destination address.

 $hash_index[5] = da[5] ^ da[11] ^ da[17] ^ da[23] ^ da[29] ^ da[35] ^ da[41] ^ da[47]$ 

hash\_index[4] = da[4] ^ da[10] ^ da[16] ^ da[22] ^ da[28] ^ da[34] ^ da[40] ^ da[46]

 $hash_index[3] = da[3] ^ da[09] ^ da[15] ^ da[21] ^ da[27] ^ da[33] ^ da[39] ^ da[45]$ 

hash index[2] = da[2] ^ da[08] ^ da[14] ^ da[20] ^ da[26] ^ da[32] ^ da[38] ^ da[44]

hash\_index[1] = da[1] ^ da[07] ^ da[13] ^ da[19] ^ da[25] ^ da[31] ^ da[37] ^ da[43]

hash\_index[0] = da[0] ^ da[06] ^ da[12] ^ da[18] ^ da[24] ^ da[30] ^ da[36] ^ da[42]

da[0] represents the least significant bit of the first byte received, that is, the multicast/unicast indicator, and da[47] represents the most significant bit of the last byte received.

If the hash index points to a bit that is set in the hash register, then the frame is matched according to whether the frame is multicast or unicast.

A multicast match is signalled if the multicast hash enable bit is set. da[0] is 1 and the hash index points to a bit set in the hash register.

A unicast match is signalled if the unicast hash enable bit is set. da[0] is 0 and the hash index points to a bit set in the hash register.

To receive all multicast frames, the hash register should be set with all ones and the multicast hash enable bit should be set in the network configuration register.

#### 34.4.9 Copy All Frames (or Promiscuous Mode)

If the copy all frames bit is set in the network configuration register, then all non-errored frames are copied to memory. For example, frames that are too long, too short, or have FCS errors or rx\_er asserted during reception are discarded and all others are received. Frames with FCS errors are copied to memory if bit 19 in the network configuration register is set.

## 34.4.10 Type ID Checking

The contents of the type\_id register are compared against the length/type ID of received frames (i.e., bytes 13 and 14). Bit 22 in the receive buffer descriptor status is set if there is a match. The reset state of this register is zero which is unlikely to match the length/type ID of any valid Ethernet frame.

Note: A type ID match does not affect whether a frame is copied to memory.



## 34.4.11 VLAN Support

An Ethernet encoded 802.1Q VLAN tag looks like this:

**Table 34-4.** 802.1Q VLAN Tag

TPID (Tag Protocol Identifier) 16 bits	TCI (Tag Control Information) 16 bits
0x8100	First 3 bits priority, then CFI bit, last 12 bits VID

The VLAN tag is inserted at the 13<sup>th</sup> byte of the frame, adding an extra four bytes to the frame. If the VID (VLAN identifier) is null (0x000), this indicates a priority-tagged frame. The MAC can support frame lengths up to 1536 bytes, 18 bytes more than the original Ethernet maximum frame length of 1518 bytes. This is achieved by setting bit 8 in the network configuration register.

The following bits in the receive buffer descriptor status word give information about VLAN tagged frames:

- Bit 21 set if receive frame is VLAN tagged (i.e., type id of 0x8100)
- Bit 20 set if receive frame is priority tagged (i.e., type id of 0x8100 and null VID). (If bit 20 is set, bit 21 is set also.)
- Bit 19, 18 and 17 set to priority if bit 21 is set
- Bit 16 set to CFI if bit 21 is set

## 34.4.12 Wake-on-LAN Support

The receive block supports Wake-on-LAN by detecting the following events on incoming receive frames:

- Magic packet
- ARP request to the device IP address
- Specific address 1 filter match
- Multicast hash filter match

If one of these events occurs Wake-on-LAN detection is indicated by asserting the wol output pin for 64 rx\_clk cycles. These events can be individually enabled through bits[19:16] of the Wake-on-LAN register. Also, for Wake-on-LAN detection to occur, receive enable must be set in the network control register, however a receive buffer does not have to be available. wol assertion due to ARP request, specific address 1 or multicast filter events occurs even if the frame is errored. For magic packet events, the frame must be correctly formed and error free.

A magic packet event is detected if all of the following are true:

- magic packet events are enabled through bit 16 of the Wake-on-LAN register
- the frame's destination address matches specific address 1
- the frame is correctly formed with no errors
- the frame contains at least 6 bytes of 0xFF for synchronization
- there are 16 repetitions of the contents of specific address 1 register immediately following the synchronization

An ARP request event is detected if all of the following are true:

- ARP request events are enabled through bit 17 of the Wake-on-LAN register
- broadcasts are allowed by bit 5 in the network configuration register
- the frame has a broadcast destination address (bytes 1 to 6)
- the frame has a type ID field of 0x0806 (bytes 13 and 14)
- the frame has an ARP operation field of 0x0001 (bytes 21 and 22)
- the least significant 16 bits of the frame's ARP target protocol address (bytes 41 and 42) match the value programmed in bits[15:0] of the Wake-on-LAN register



The decoding of the ARP fields adjusts automatically if a VLAN tag is detected within the frame. The reserved value of 0x0000 for the Wake-on-LAN target address value does not cause an ARP request event, even if matched by the frame.

A specific address 1 filter match event occurs if all of the following are true:

- specific address 1 events are enabled through bit 18 of the Wake-on-LAN register
- the frame's destination address matches the value programmed in the specific address 1 registers

A multicast filter match event occurs if all of the following are true:

- multicast hash events are enabled through bit 19 of the Wake-on-LAN register
- multicast hash filtering is enabled through bit 6 of the network configuration register
- the frame's destination address matches against the multicast hash filter
- the frame's destination address is not a broadcast

#### 34.4.13 PHY Maintenance

The register EMAC\_MAN enables the EMAC to communicate with a PHY by means of the MDIO interface. It is used during auto-negotiation to ensure that the EMAC and the PHY are configured for the same speed and duplex configuration.

The PHY maintenance register is implemented as a shift register. Writing to the register starts a shift operation which is signalled as complete when bit two is set in the network status register (about 2000 MCK cycles later when bit ten is set to zero, and bit eleven is set to one in the network configuration register). An interrupt is generated as this bit is set. During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each MDC cycle. This causes transmission of a PHY management frame on MDIO.

Reading during the shift operation returns the current contents of the shift register. At the end of management operation, the bits have shifted back to their original locations. For a read operation, the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced.

The MDIO interface can read IEEE 802.3 clause 45 PHYs as well as clause 22 PHYs. To read clause 45 PHYs, bits[31:28] should be written as 0x0011. For a description of MDC generation, see the network configuration register in the "Network Control Register" on page 710.

#### 34.4.14 Media Independent Interface

The Ethernet MAC is capable of interfacing to both RMII and MII Interfaces. The RMII bit in the EMAC\_USRIO register controls the interface that is selected. When this bit is set, the RMII interface is selected, else the MII interface is selected.

The MII and RMII interface are capable of both 10Mb/s and 100Mb/s data rates as described in the IEEE 802.3u standard. The signals used by the MII and RMII interfaces are described in Table 34-5 on page 705.



Table 34-5. Pin Configuration

Pin Name	MII	RMII
ETXCK_EREFCK	ETXCK: Transmit Clock	EREFCK: Reference Clock
ECRS	ECRS: Carrier Sense	
ECOL	ECOL: Collision Detect	
ERXDV	ERXDV: Data Valid	ECRSDV: Carrier Sense/Data Valid
ERX0-ERX3	ERX0-ERX3: 4-bit Receive Data	ERX0-ERX1: 2-bit Receive Data
ERXER	ERXER: Receive Error	ERXER: Receive Error
ERXCK	ERXCK: Receive Clock	
ETXEN	ETXEN: Transmit Enable	ETXEN: Transmit Enable
ETX0-ETX3	ETX0-ETX3: 4-bit Transmit Data	ETX0-ETX1: 2-bit Transmit Data
ETXER	ETXER: Transmit Error	

The intent of the RMII is to provide a reduced pin count alternative to the IEEE 802.3u MII. It uses 2 bits for transmit (ETX0 and ETX1) and two bits for receive (ERX0 and ERX1). There is a Transmit Enable (ETXEN), a Receive Error (ERXER), a Carrier Sense (ECRS\_DV), and a 50 MHz Reference Clock (ETXCK\_EREFCK) for 100Mb/s data rate.

#### 34.4.14.1 RMII Transmit and Receive Operation

The same signals are used internally for both the RMII and the MII operations. The RMII maps these signals in a more pin-efficient manner. The transmit and receive bits are converted from a 4-bit parallel format to a 2-bit parallel scheme that is clocked at twice the rate. The carrier sense and data valid signals are combined into the ECRSDV signal. This signal contains information on carrier sense, FIFO status, and validity of the data. Transmit error bit (ETXER) and collision detect (ECOL) are not used in RMII mode.

# 34.5 Programming Interface

#### 34.5.1 Initialization

#### 34.5.1.1 Configuration

Initialization of the EMAC configuration (e.g., loop-back mode, frequency ratios) must be done while the transmit and receive circuits are disabled. See the description of the network control register and network configuration register earlier in this document.

To change loop-back mode, the following sequence of operations must be followed:

- 1. Allocate a number (n) of buffers of 128 bytes in system memory.
- 2. Write to network control register to change loop-back mode.
- 3. Write to network control register to re-enable transmit or receive circuits.


Note: These writes to network control register cannot be combined in any way.

#### 34.5.1.2 Receive Buffer List

Receive data is written to areas of data (i.e., buffers) in system memory. These buffers are listed in another data structure that also resides in main memory. This data structure (receive buffer queue) is a sequence of descriptor entries as defined in "Receive Buffer Descriptor Entry" on page 696. It points to this data structure.



Figure 34-2. Receive Buffer List



#### To create the list of buffers:

- 1. Allocate a number (*n*) of buffers of 128 bytes in system memory.
- 2. Allocate an area 2*n* words for the receive buffer descriptor entry in system memory and create *n* entries in this list. Mark all entries in this list as owned by EMAC, i.e., bit 0 of word 0 set to 0.
- 3. If less than 1024 buffers are defined, the last descriptor must be marked with the wrap bit (bit 1 in word 0 set to 1).
- 4. Write address of receive buffer descriptor entry to EMAC register receive\_buffer queue pointer.
- 5. The receive circuits can then be enabled by writing to the address recognition registers and then to the network control register.

## 34.5.1.3 Transmit Buffer List

Transmit data is read from areas of data (the buffers) in system memory These buffers are listed in another data structure that also resides in main memory. This data structure (Transmit Buffer Queue) is a sequence of descriptor entries (as defined in Table 34-2 on page 699) that points to this data structure.

#### To create this list of buffers:

- 1. Allocate a number (n) of buffers of 128 bytes in system memory.
- 2. Allocate an area 2*n* words for the transmit buffer descriptor entry in system memory and create N entries in this list. Mark all entries in this list as owned by EMAC, i.e. bit 31 of word 1 set to 0.
- 3. If fewer than 1024 buffers are defined, the last descriptor must be marked with the wrap bit bit 30 in word 1 set to 1.
- 4. Write address of transmit buffer descriptor entry to EMAC register transmit\_buffer queue pointer.
- 5. The transmit circuits can then be enabled by writing to the network control register.

## 34.5.1.4 Address Matching

The EMAC register-pair hash address and the four specific address register-pairs must be written with the required values. Each register-pair comprises a bottom register and top register, with the bottom register being written first. The address matching is disabled for a particular register-pair after the bottom-register has been written and reenabled when the top register is written. See "Address Checking Block" on page 701. for details of address matching. Each register-pair may be written at any time, regardless of whether the receive circuits are enabled or disabled.



## 34.5.1.5 Interrupts

There are 15 interrupt conditions that are detected within the EMAC. These are ORed to make a single interrupt. Depending on the overall system design, this may be passed through a further level of interrupt collection (interrupt controller). On receipt of the interrupt signal, the CPU enters the interrupt handler (Refer to the AIC programmer datasheet). To ascertain which interrupt has been generated, read the interrupt status register. Note that this register clears itself when read. At reset, all interrupts are disabled. To enable an interrupt, write to interrupt enable register with the pertinent interrupt bit set to 1. To disable an interrupt, write to interrupt mask register: if the bit is set to 1, the interrupt is disabled.

#### 34.5.1.6 Transmitting Frames

To set up a frame for transmission:

- 1. Allocate a number (n) of buffers of 128 bytes in system memory.
- 2. Allocate an area of system memory for transmit data. This does not have to be contiguous, varying byte lengths can be used as long as they conclude on byte borders.
- 3. Set-up the transmit buffer list.
- 4. Set the network control register to enable transmission and enable interrupts.
- 5. Write data for transmission into these buffers.
- 6. Write the address to transmit buffer descriptor queue pointer.
- 7. Write control and length to word one of the transmit buffer descriptor entry.
- 8. Write to the transmit start bit in the network control register.

#### 34.5.1.7 Receiving Frames

When a frame is received and the receive circuits are enabled, the EMAC checks the address and, in the following cases, the frame is written to system memory:

- if it matches one of the four specific address registers.
- if it matches the hash address function.
- if it is a broadcast address (0xFFFFFFFFFF) and broadcasts are allowed.
- if the EMAC is configured to copy all frames.

The register receive buffer queue pointer points to the next entry (see Table 34-1 on page 696) and the EMAC uses this as the address in system memory to write the frame to. Once the frame has been completely and successfully received and written to system memory, the EMAC then updates the receive buffer descriptor entry with the reason for the address match and marks the area as being owned by software. Once this is complete an interrupt receive complete is set. Software is then responsible for handling the data in the buffer and then releasing the buffer by writing the ownership bit back to 0.

If the EMAC is unable to write the data at a rate to match the incoming frame, then an interrupt receive overrun is set. If there is no receive buffer available, i.e., the next buffer is still owned by software, the interrupt receive buffer not available is set. If the frame is not successfully received, a statistic register is incremented and the frame is discarded without informing software.



# 34.6 Ethernet MAC 10/100 (EMAC) User Interface

Table 34-6. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Network Control Register	EMAC_NCR	Read/Write	0
0x04	Network Configuration Register	EMAC_NCFG	Read/Write	0x800
0x08	Network Status Register	EMAC_NSR	Read-only	_
0x0C	Reserved	_	_	_
0x10	Reserved	_	_	_
0x14	Transmit Status Register	EMAC_TSR	Read/Write	0x0000_0000
0x18	Receive Buffer Queue Pointer Register	EMAC_RBQP	Read/Write	0x0000_0000
0x1C	Transmit Buffer Queue Pointer Register	EMAC_TBQP	Read/Write	0x0000_0000
0x20	Receive Status Register	EMAC_RSR	Read/Write	0x0000_0000
0x24	Interrupt Status Register	EMAC_ISR	Read/Write	0x0000_0000
0x28	Interrupt Enable Register	EMAC_IER	Write-only	-
0x2C	Interrupt Disable Register	EMAC_IDR	Write-only	-
0x30	Interrupt Mask Register	EMAC_IMR	Read-only	0x0000_7FFF
0x34	Phy Maintenance Register	EMAC_MAN	Read/Write	0x0000_0000
0x38	Pause Time Register	EMAC_PTR	Read/Write	0x0000_0000
0x3C	Pause Frames Received Register	EMAC_PFR	Read/Write	0x0000_0000
0x40	Frames Transmitted Ok Register	EMAC_FTO	Read/Write	0x0000_0000
0x44	Single Collision Frames Register	EMAC_SCF	Read/Write	0x0000_0000
0x48	Multiple Collision Frames Register	EMAC_MCF	Read/Write	0x0000_0000
0x4C	Frames Received Ok Register	EMAC_FRO	Read/Write	0x0000_0000
0x50	Frame Check Sequence Errors Register	EMAC_FCSE	Read/Write	0x0000_0000
0x54	Alignment Errors Register	EMAC_ALE	Read/Write	0x0000_0000
0x58	Deferred Transmission Frames Register	EMAC_DTF	Read/Write	0x0000_0000
0x5C	Late Collisions Register	EMAC_LCOL	Read/Write	0x0000_0000
0x60	Excessive Collisions Register	EMAC_ECOL	Read/Write	0x0000_0000
0x64	Transmit Underrun Errors Register	EMAC_TUND	Read/Write	0x0000_0000
0x68	Carrier Sense Errors Register	EMAC_CSE	Read/Write	0x0000_0000
0x6C	Receive Resource Errors Register	EMAC_RRE	Read/Write	0x0000_0000
0x70	Receive Overrun Errors Register	EMAC_ROV	Read/Write	0x0000_0000
0x74	Receive Symbol Errors Register	EMAC_RSE	Read/Write	0x0000_0000
0x78	Excessive Length Errors Register	EMAC_ELE	Read/Write	0x0000_0000
0x7C	Receive Jabbers Register	EMAC_RJA	Read/Write	0x0000_0000
0x80	Undersize Frames Register	EMAC_USF	Read/Write	0x0000_0000
0x84	SQE Test Errors Register	EMAC_STE	Read/Write	0x0000_0000
0x88	Received Length Field Mismatch Register	EMAC_RLE	Read/Write	0x0000_0000

Table 34-6. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x90	Hash Register Bottom [31:0] Register	EMAC_HRB	Read/Write	0x0000_0000
0x94	Hash Register Top [63:32] Register	EMAC_HRT	Read/Write	0x0000_0000
0x98	Specific Address 1 Bottom Register	EMAC_SA1B	Read/Write	0x0000_0000
0x9C	Specific Address 1 Top Register	EMAC_SA1T	Read/Write	0x0000_0000
0xA0	Specific Address 2 Bottom Register	EMAC_SA2B	Read/Write	0x0000_0000
0xA4	Specific Address 2 Top Register	EMAC_SA2T	Read/Write	0x0000_0000
0xA8	Specific Address 3 Bottom Register	EMAC_SA3B	Read/Write	0x0000_0000
0xAC	Specific Address 3 Top Register	EMAC_SA3T	Read/Write	0x0000_0000
0xB0	Specific Address 4 Bottom Register	EMAC_SA4B	Read/Write	0x0000_0000
0xB4	Specific Address 4 Top Register	EMAC_SA4T	Read/Write	0x0000_0000
0xB8	Type ID Checking Register	EMAC_TID	Read/Write	0x0000_0000
0xC0	User Input/Output Register	EMAC_USRIO	Read/Write	0x0000_0000
0xC4	Wake on LAN Register	EMAC_WOL	Read/Write	0x0000_0000
0xC8-0xFC	Reserved	_	_	_



## 34.6.1 Network Control Register

Name: EMAC\_NCR
Address: 0xFFFBC000
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	-
23	22	21	20	19	18	17	16
_	-	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	THALT	TSTART	BP
7	6	5	4	3	2	1	0
WESTAT	INCSTAT	CLRSTAT	MPE	TE	RE	LLB	LB

## LB: LoopBack

Asserts the loopback signal to the PHY.

#### LLB: Loopback local

Connects txd to rxd,  $tx_en$  to  $rx_dv$ , forces full duplex and drives  $rx_clk$  and  $tx_clk$  with pclk divided by 4.  $rx_clk$  and  $tx_clk$  may glitch as the EMAC is switched into and out of internal loop back. It is important that receive and transmit circuits have already been disabled when making the switch into and out of internal loop back.

#### · RE: Receive enable

When set, enables the EMAC to receive data. When reset, frame reception stops immediately and the receive FIFO is cleared. The receive queue pointer register is unaffected.

## • TE: Transmit enable

When set, enables the Ethernet transmitter to send data. When reset transmission, stops immediately, the transmit FIFO and control registers are cleared and the transmit queue pointer register resets to point to the start of the transmit descriptor list.

# • MPE: Management port enable

Set to one to enable the management port. When zero, forces MDIO to high impedance state and MDC low.

#### CLRSTAT: Clear statistics registers

This bit is write only. Writing a one clears the statistics registers.

#### • INCSTAT: Increment statistics registers

This bit is write only. Writing a one increments all the statistics registers by one for test purposes.

# WESTAT: Write enable for statistics registers

Setting this bit to one makes the statistics registers writable for functional test purposes.

## . BP: Back pressure

If set in half duplex mode, forces collisions on all received frames.



# • TSTART: Start transmission

Writing one to this bit starts transmission.

# • THALT: Transmit halt

Writing one to this bit halts transmission as soon as any ongoing frame transmission ends.



# 34.6.2 Network Configuration Register

Name: EMAC\_NCFG
Address: 0xFFFBC004

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	-	_	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	IRXFCS	EFRHD	DRFCS	RLCE
15	14	13	12	11	10	9	8
F	RBOF	PAE	RTY	Cl	_K	-	BIG
7	6	5	4	3	2	1	0
UNI	MTI	NBC	CAF	JFRAME	_	FD	SPD

## • SPD: Speed

Set to 1 to indicate 100 Mbit/s operation, 0 for 10 Mbit/s. The value of this pin is reflected on the speed pin.

#### • FD: Full Duplex

If set to 1, the transmit block ignores the state of collision and carrier sense and allows receive while transmitting. Also controls the half\_duplex pin.

## CAF: Copy All Frames

When set to 1, all valid frames are received.

#### • JFRAME: Jumbo Frames

Set to one to enable jumbo frames of up to 10240 bytes to be accepted.

#### NBC: No Broadcast

When set to 1, frames addressed to the broadcast address of all ones are not received.

#### • MTI: Multicast Hash Enable

When set, multicast frames are received when the 6-bit hash function of the destination address points to a bit that is set in the hash register.

#### UNI: Unicast Hash Enable

When set, unicast frames are received when the 6-bit hash function of the destination address points to a bit that is set in the hash register.

## · BIG: Receive 1536 bytes frames

Setting this bit means the EMAC receives frames up to 1536 bytes in length. Normally, the EMAC would reject any frame above 1518 bytes.



## · CLK: MDC clock divider

Set according to system clock speed. This determines by what number system clock is divided to generate MDC. For conformance with 802.3, MDC must not exceed 2.5 MHz (MDC is only active during MDIO read and write operations)

CLK	MDC
00	MCK divided by 8 (MCK up to 20 MHz)
01	MCK divided by 16 (MCK up to 40 MHz)
10	MCK divided by 32 (MCK up to 80 MHz)
11	MCK divided by 64 (MCK up to 160 MHz)

# · RTY: Retry test

Must be set to zero for normal operation. If set to one, the back off between collisions is always one slot time. Setting this bit to one helps testing the too many retries condition. Also used in the pause frame tests to reduce the pause counters decrement time from 512 bit times, to every rx clk cycle.

#### PAE: Pause Enable

When set, transmission pauses when a valid pause frame is received.

#### · RBOF: Receive Buffer Offset

Indicates the number of bytes by which the received data is offset from the start of the first receive buffer.

RBOF	Offset
00	No offset from start of receive buffer
01	One-byte offset from start of receive buffer
10	Two-byte offset from start of receive buffer
11	Three-byte offset from start of receive buffer

#### • RLCE: Receive Length field Checking Enable

When set, frames with measured lengths shorter than their length fields are discarded. Frames containing a type ID in bytes 13 and 14 — length/type ID = 0600 — are not be counted as length errors.

## • DRFCS: Discard Receive FCS

When set, the FCS field of received frames are not be copied to memory.

#### • EFRHD:

Enable Frames to be received in half-duplex mode while transmitting.

#### IRXFCS: Ignore RX FCS

When set, frames with FCS/CRC errors are not rejected and no FCS error statistics are counted. For normal operation, this bit must be set to 0.



# 34.6.3 Network Status Register

Name: EMAC\_NSR Address: 0xFFFBC008

Access:	Read-only
---------	-----------

31	30	29	28	27	26	25	24
_	_	_	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	_	_			1	_
15	14	13	12	11	10	9	8
_	_	_	_	-	-	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	_	IDLE	MDIO	_

## • MDIO

Returns status of the mdio\_in pin. Use the PHY maintenance register for reading managed frames rather than this bit.

## • IDLE

0: The PHY logic is running.

1: The PHY management logic is idle (i.e., has completed).

# 34.6.4 Transmit Status Register

Name: EMAC\_TSR
Address: 0xFFFBC014

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	UND	COMP	BEX	TGO	RLE	COL	UBR

This register, when read, provides details of the status of a transmit. Once read, individual bits may be cleared by writing 1 to them. It is not possible to set a bit to 1 by writing to the register.

#### · UBR: Used Bit Read

Set when a transmit buffer descriptor is read with its used bit set. Cleared by writing a one to this bit.

#### COL: Collision Occurred

Set by the assertion of collision. Cleared by writing a one to this bit.

#### • RLE: Retry Limit exceeded

Cleared by writing a one to this bit.

#### • TGO: Transmit Go

If high transmit is active.

# · BEX: Buffers exhausted mid frame

If the buffers run out during transmission of a frame, then transmission stops, FCS shall be bad and tx\_er asserted. Cleared by writing a one to this bit.

#### • COMP: Transmit Complete

Set when a frame has been transmitted. Cleared by writing a one to this bit.

#### • UND: Transmit Underrun

Set when transmit DMA was not able to read data from memory, either because the bus was not granted in time, because a not OK hresp(bus error) was returned or because a used bit was read midway through frame transmission. If this occurs, the transmitter forces bad CRC. Cleared by writing a one to this bit.



## 34.6.5 Receive Buffer Queue Pointer Register

Name: EMAC\_RBQP
Address: 0xFFFBC018
Access: Read/Write

31	30	29	28	27	26	25	24
			AD	DR			
23	22	21	20	19	18	17	16
			AD	DR			
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
		AD	DR			_	_

This register points to the entry in the receive buffer queue (descriptor list) currently being used. It is written with the start location of the receive buffer descriptor list. The lower order bits increment as buffers are used up and wrap to their original values after either 1024 buffers or when the wrap bit of the entry is set.

Reading this register returns the location of the descriptor currently being accessed. This value increments as buffers are used. Software should not use this register for determining where to remove received frames from the queue as it constantly changes as new frames are received. Software should instead work its way through the buffer descriptor queue checking the used bits.

Receive buffer writes also comprise bursts of two words and, as with transmit buffer reads, it is recommended that bit 2 is always written with zero to prevent a burst crossing a 1K boundary, in violation of section 3.6 of the AMBA specification.

## ADDR: Receive buffer queue pointer address

Written with the address of the start of the receive queue, reads as a pointer to the current buffer being used.

# 34.6.6 Transmit Buffer Queue Pointer Register

Name: EMAC\_TBQP
Address: 0xFFFBC01C
Access: Read/Write

31	30	29	28	27	26	25	24
			AD	DR			
23	22	21	20	19	18	17	16
			AD	DR			
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
		AD	DR			_	_

This register points to the entry in the transmit buffer queue (descriptor list) currently being used. It is written with the start location of the transmit buffer descriptor list. The lower order bits increment as buffers are used up and wrap to their original values after either 1024 buffers or when the wrap bit of the entry is set. This register can only be written when bit 3 in the transmit status register is low.

As transmit buffer reads consist of bursts of two words, it is recommended that bit 2 is always written with zero to prevent a burst crossing a 1K boundary, in violation of section 3.6 of the AMBA specification.

#### ADDR: Transmit buffer queue pointer address

Written with the address of the start of the transmit queue, reads as a pointer to the first buffer of the frame being transmitted or about to be transmitted.



## 34.6.7 Receive Status Register

Name: EMAC\_RSR
Address: 0xFFFBC020
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	-	-	_	_	OVR	REC	BNA
	-		-	-			

This register, when read, provides details of the status of a receive. Once read, individual bits may be cleared by writing 1 to them. It is not possible to set a bit to 1 by writing to the register.

#### . BNA: Buffer Not Available

An attempt was made to get a new buffer and the pointer indicated that it was owned by the processor. The DMA rereads the pointer each time a new frame starts until a valid pointer is found. This bit is set at each attempt that fails even if it has not had a successful pointer read since it has been cleared.

Cleared by writing a one to this bit.

#### • REC: Frame Received

One or more frames have been received and placed in memory. Cleared by writing a one to this bit.

#### OVR: Receive Overrun

The DMA block was unable to store the receive frame to memory, either because the bus was not granted in time or because a not OK hresp(bus error) was returned. The buffer is recovered if this happens.

Cleared by writing a one to this bit.

## 34.6.8 Interrupt Status Register

Name: EMAC\_ISR
Address: 0xFFFBC024
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	_	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	WOL	PTZ	PFR	HRESP	ROVR	-	_
7	6	5	4	3	2	1	0
TCOMP	TXERR	RLE	TUND	TXUBR	RXUBR	RCOMP	MFD

## • MFD: Management Frame Done

The PHY maintenance register has completed its operation. Cleared on read.

## • RCOMP: Receive Complete

A frame has been stored in memory. Cleared on read.

#### · RXUBR: Receive Used Bit Read

Set when a receive buffer descriptor is read with its used bit set. Cleared on read.

#### • TXUBR: Transmit Used Bit Read

Set when a transmit buffer descriptor is read with its used bit set. Cleared on read.

# • TUND: Ethernet Transmit Buffer Underrun

The transmit DMA did not fetch frame data in time for it to be transmitted or hresp returned not OK. Also set if a used bit is read mid-frame or when a new transmit queue pointer is written. Cleared on read.

#### • RLE: Retry Limit Exceeded

Cleared on read.

#### TXERR: Transmit Error

Transmit buffers exhausted in mid-frame - transmit error. Cleared on read.

## • TCOMP: Transmit Complete

Set when a frame has been transmitted. Cleared on read.

## • ROVR: Receive Overrun

Set when the receive overrun status bit gets set. Cleared on read.

#### HRESP: Hresp not OK

Set when the DMA block sees a bus error. Cleared on read.



# • PFR: Pause Frame Received

Indicates a valid pause has been received. Cleared on a read.

- PTZ: Pause Time Zero
- Set when the pause time register, 0x38 decrements to zero. Cleared on a read.
- WOL: Wake On LAN

Set when a WOL event has been triggered (This flag can be set even if the EMAC is not clocked). Cleared on a read.



# 34.6.9 Interrupt Enable Register

Name: EMAC\_IER
Address: 0xFFFBC028

Access: Write-only

Access.	Write Orny						
31	30	29	28	27	26	25	24
_	-	-	_	-	-	-	-
23	22	21	20	19	18	17	16
_	-	_	_	-	_	_	_
		-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	WOL	PTZ	PFR	HRESP	ROVR	_	_
							_
7	6	5	4	3	2	1	0
TCOMP	TXERR	RLE	TUND	TXUBR	RXUBR	RCOMP	MFD
Ri-			*	-			

## • MFD: Management Frame sent

Enable management done interrupt.

### • RCOMP: Receive Complete

Enable receive complete interrupt.

### • RXUBR: Receive Used Bit Read

Enable receive used bit read interrupt.

#### • TXUBR: Transmit Used Bit Read

Enable transmit used bit read interrupt.

#### • TUND: Ethernet Transmit Buffer Underrun

Enable transmit underrun interrupt.

## • RLE: Retry Limit Exceeded

Enable retry limit exceeded interrupt.

#### • TXERR

Enable transmit buffers exhausted in mid-frame interrupt.

## • TCOMP: Transmit Complete

Enable transmit complete interrupt.

### • ROVR: Receive Overrun

Enable receive overrun interrupt.

## • HRESP: Hresp not OK

Enable Hresp not OK interrupt.

#### PFR: Pause Frame Received

Enable pause frame received interrupt.



## • PTZ: Pause Time Zero

Enable pause time zero interrupt.

# • WOL: Wake On LAN

Enable Wake On LAN interrupt.



# 34.6.10 Interrupt Disable Register

Name: EMAC\_IDR
Address: 0xFFFBC02C

Access: Write-only

ACCESS.	vviite-only						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	WOL	PTZ	PFR	HRESP	ROVR	_	_
7	6	5	4	3	2	1	0
TCOMP	TXERR	RLE	TUND	TXUBR	RXUBR	RCOMP	MFD

## • MFD: Management Frame sent

Disable management done interrupt.

### • RCOMP: Receive Complete

Disable receive complete interrupt.

### • RXUBR: Receive Used Bit Read

Disable receive used bit read interrupt.

#### • TXUBR: Transmit Used Bit Read

Disable transmit used bit read interrupt.

#### • TUND: Ethernet Transmit Buffer Underrun

Disable transmit underrun interrupt.

## • RLE: Retry Limit Exceeded

Disable retry limit exceeded interrupt.

#### • TXERR

Disable transmit buffers exhausted in mid-frame interrupt.

### • TCOMP: Transmit Complete

Disable transmit complete interrupt.

#### • ROVR: Receive Overrun

Disable receive overrun interrupt.

## • HRESP: Hresp not OK

Disable Hresp not OK interrupt.

### • PFR: Pause Frame Received

Disable pause frame received interrupt.



## • PTZ: Pause Time Zero

Disable pause time zero interrupt.

# • WOL: Wake On LAN

Disable Wake On LAN interrupt.



## 34.6.11 Interrupt Mask Register

Name: EMAC\_IMR
Address: 0xFFFBC030

Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
_	WOL	PTZ	PFR	HRESP	ROVR	_	_
7	6	5	4	3	2	1	0
TCOMP	TXERR	RLE	TUND	TXUBR	RXUBR	RCOMP	MFD
		•					

## • MFD: Management Frame sent

Management done interrupt masked.

### • RCOMP: Receive Complete

Receive complete interrupt masked.

### • RXUBR: Receive Used Bit Read

Receive used bit read interrupt masked.

#### • TXUBR: Transmit Used Bit Read

Transmit used bit read interrupt masked.

#### • TUND: Ethernet Transmit Buffer Underrun

Transmit underrun interrupt masked.

### • RLE: Retry Limit Exceeded

Retry limit exceeded interrupt masked.

## • TXERR

Transmit buffers exhausted in mid-frame interrupt masked.

### • TCOMP: Transmit Complete

Transmit complete interrupt masked.

### • ROVR: Receive Overrun

Receive overrun interrupt masked.

## • HRESP: Hresp not OK

Hresp not OK interrupt masked.

### • PFR: Pause Frame Received

Pause frame received interrupt masked.



## • PTZ: Pause Time Zero

Pause time zero interrupt masked.

# • WOL: Wake On LAN

Wake On LAN interrupt masked.



# 34.6.12 PHY Maintenance Register

Name: EMAC\_MAN
Address: 0xFFFBC034
Access: Read/Write

31	30	29	28	27	26	25	24	
S	OF	R	:W		PH	PHYA		
23	22	21	20	19	18	17	16	
PHYA			REGA CODE					
15	14	13	12	11	10	9	8	
			DA	TA				
7	6	5	4	3	2	1	0	
			DA	TA				

#### • DATA

For a write operation this is written with the data to be written to the PHY.

After a read operation this contains the data read from the PHY.

#### • CODE

Must be written to 10. Reads as written.

## • REGA: Register Address

Specifies the register in the PHY to access.

• PHYA: PHY Address

#### · RW: Read-write

10 is read; 01 is write. Any other value is an invalid PHY management frame

## · SOF: Start of frame

Must be written 01 for a valid frame.



# 34.6.13 Pause Time Register

Name: EMAC\_PTR
Address: 0xFFFBC038
Access: Read/Write

Access.	rcad/vinc						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	-	_	-	-	_
15	14	13	12	11	10	9	8
			PT	IME			
7	6	5	4	3	2	1	0
			PT	IME			

## • PTIME: Pause Time

Stores the current value of the pause time register which is decremented every 512 bit times.

# 34.6.14 Hash Register Bottom

Name: EMAC\_HRB
Address: 0xFFFBC090
Access: Read/Write

31	30	29	28	27	26	25	24				
	ADDR										
23	22	21	20	19	18	17	16				
	ADDR										
15	14	13	12	11	10	9	8				
			AD	DR							
7	6	5	4	3	2	1	0				
			AD	DR							

# • ADDR

Bits 31:0 of the hash address register. See "Hash Addressing" on page 702.



# 34.6.15 Hash Register Top

Name: EMAC\_HRT
Address: 0xFFFBC094
Access: Read/Write

31	30	29	28	27	26	25	24
			AD	DR			
23	22	21	20	19	18	17	16
			AD	DR			
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
	·		AD	DR			

# • ADDR

Bits 63:32 of the hash address register. See "Hash Addressing" on page 702.

# 34.6.16 Specific Address 1 Bottom Register

Name: EMAC\_SA1B
Address: 0xFFFBC098
Access: Read/Write

31	30	29	28	27	26	25	24				
	ADDR										
23	22	21	20	19	18	17	16				
	ADDR										
15	14	13	12	11	10	9	8				
			AD	DR							
7	6	5	4	3	2	1	0				
			AD	DR							

### • ADDR

Least significant bits of the destination address. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.



# 34.6.17 Specific Address 1 Top Register

Name: EMAC\_SA1T
Address: 0xFFFBC09C
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
	•						-
23	22	21	20	19	18	17	16
_	_	1	-	-	_	-	_
	-	•	-	-		-	-
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
			AD	DR			

## • ADDR

The most significant bits of the destination address, that is bits 47 to 32.

# 34.6.18 Specific Address 2 Bottom Register

Name: EMAC\_SA2B
Address: 0xFFFBC0A0
Access: Read/Write

31	30	29	28	27	26	25	24				
	ADDR										
23	22	21	20	19	18	17	16				
			AD	DR							
15	14	13	12	11	10	9	8				
			AD	DR							
7	6	5	4	3	2	1	0				
			AD	DR							

### • ADDR

Least significant bits of the destination address. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.



# 34.6.19 Specific Address 2 Top Register

Name: EMAC\_SA2T
Address: 0xFFFBC0A4
Access: Pood/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	_	_
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
			AD	DR			

## • ADDR

The most significant bits of the destination address, that is bits 47 to 32.

# 34.6.20 Specific Address 3 Bottom Register

Name: EMAC\_SA3B
Address: 0xFFFBC0A8
Access: Read/Write

7100000.	rtoda, vviito						
31	30	29	28	27	26	25	24
			AD	DR			
23	22	21	20	19	18	17	16
			AD	DR			
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
			AD	DR			

## • ADDR

Least significant bits of the destination address. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.



# 34.6.21 Specific Address 3 Top Register

Name: EMAC\_SA3T
Address: 0xFFFBC0AC
Access: Bood/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	1	_	_	1	_
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
			AD	DR			

## • ADDR

The most significant bits of the destination address, that is bits 47 to 32.

# 34.6.22 Specific Address 4 Bottom Register

Name: EMAC\_SA4B
Address: 0xFFFBC0B0
Access: Read/Write

31	30	29	28	27	26	25	24			
ADDR										
23	22	21	20	19	18	17	16			
			AD	DR						
15	14	13	12	11	10	9	8			
			AD	DR						
7	6	5	4	3	2	1	0			
			AD	DR						

### • ADDR

Least significant bits of the destination address. Bit zero indicates whether the address is multicast or unicast and corresponds to the least significant bit of the first byte received.



# 34.6.23 Specific Address 4 Top Register

Name: EMAC\_SA4T
Address: 0xFFFBC0B4
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
			AD	DR			
7	6	5	4	3	2	1	0
			AD	DR			

## • ADDR

The most significant bits of the destination address, that is bits 47 to 32.

# 34.6.24 Type ID Checking Register

Name: EMAC\_TID
Address: 0xFFFBC0B8
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
			T	ID			
7	6	5	4	3	2	1	0
			Т	ID		·	

# • TID: Type ID Checking

For use in comparisons with received frames TypeID/Length field.



# 34.6.25 User Input/Output Register

Name: EMAC\_USRIO
Address: 0xFFFBC0C0
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	CLKEN	RMII

#### • RMII

When set, this bit enables the RMII operation mode. When reset, it selects the MII mode.

### • CLKEN

When set, this bit enables the transceiver input clock.

Setting this bit to 0 reduces power consumption when the treasurer is not used.

# 34.6.26 Wake-on-LAN Register

Name: EMAC\_WOL
Access: Read/Write

ACCESS.	ixeau/vviile						
31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	-	_	MTI	SA1	ARP	MAG
15	14	13	12	11	10	9	8
			l	Р			
7	6	5	4	3	2	1	0
			I	Р			

## • IP: ARP request IP address

Written to define the least significant 16 bits of the target IP address that is matched to generate a Wake-on-LAN event. A value of zero does not generate an event, even if this is matched by the received frame.

## • MAG: Magic packet event enable

When set, magic packet events causes the wol output to be asserted.

#### • ARP: ARP request event enable

When set, ARP request events causes the wol output to be asserted.

## • SA1: Specific address register 1 event enable

When set, specific address 1 events causes the wol output to be asserted.

#### MTI: Multicast hash event enable

When set, multicast hash events causes the wol output to be asserted.



# 34.6.27 EMAC Statistic Registers

These registers reset to zero on a read and stick at all ones when they count to their maximum value. They should be read frequently enough to prevent loss of data. The receive statistics registers are only incremented when the receive enable bit is set in the network control register. To write to these registers, bit 7 must be set in the network control register. The statistics register block contains the following registers.



# 34.6.27.1 Pause Frames Received Register

Name: EMAC\_PFR
Address: 0xFFFBC03C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	ı	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	ı	_
15	14	13	12	11	10	9	8
			FR	OK			
7	6	5	4	3	2	1	0
			FR	OK			

## • FROK: Pause Frames Received OK

A 16-bit register counting the number of good pause frames received. A good frame has a length of 64 to 1518 (1536 if bit 8 set in network configuration register) and has no FCS, alignment or receive symbol errors.



# 34.6.27.2 Frames Transmitted OK Register

Name:	EMAC_FTO						
Address:	0xFFFBC040						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			FI	OK			
15	14	13	12	11	10	9	8
			FT	OK			
7	6	5	4	3	2	1	0
			FT	OK			

## • FTOK: Frames Transmitted OK

A 24-bit register counting the number of frames successfully transmitted, i.e., no underrun and not too many retries.

# 34.6.27.3 Single Collision Frames Register

Name: EMAC\_SCF
Address: 0xFFFBC044
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	-	-	-	_
23	22	21	20	19	18	17	16
_	_	1	_	1	-	1	_
15	14	13	12	11	10	9	8
			SC	CF			
7	6	5	4	3	2	1	0
			SC	CF			

# • SCF: Single Collision Frames

A 16-bit register counting the number of frames experiencing a single collision before being successfully transmitted, i.e., no underrun.



## 34.6.27.4 Multicollision Frames Register

Address:	0xFFFBC048						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11 CF	10	9	8
			IVIV	СГ			
7	6	5	4	3 CF	2	1	0

## • MCF: Multicollision Frames

A 16-bit register counting the number of frames experiencing between two and fifteen collisions prior to being successfully transmitted, i.e., no underrun and not too many retries.

## 34.6.27.5 Frames Received OK Register

Name: EMAC\_FRO Address: 0xFFFBC04C Read/Write Access: FROK FROK 

## • FROK: Frames Received OK

A 24-bit register counting the number of good frames received, i.e., address recognized and successfully copied to memory. A good frame is of length 64 to 1518 bytes (1536 if bit 8 set in network configuration register) and has no FCS, alignment or receive symbol errors.

FROK



## 34.6.27.6 Frames Check Sequence Errors Register

Name: EMAC\_FCSE Address: 0xFFFBC050 Read/Write Access: FCSE

## • FCSE: Frame Check Sequence Errors

An 8-bit register counting frames that are an integral number of bytes, have bad CRC and are between 64 and 1518 bytes in length (1536 if bit 8 set in network configuration register). This register is also incremented if a symbol error is detected and the frame is of valid length and has an integral number of bytes.

# 34.6.27.7 Alignment Errors Register

Name: EMAC\_ALE
Address: 0xFFFBC054
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	1	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	_	1	_
7	6	5	4	3	2	1	0
			Al	LE			

## • ALE: Alignment Errors

An 8-bit register counting frames that are not an integral number of bytes long and have bad CRC when their length is truncated to an integral number of bytes and are between 64 and 1518 bytes in length (1536 if bit 8 set in network configuration register). This register is also incremented if a symbol error is detected and the frame is of valid length and does not have an integral number of bytes.



# 34.6.27.8 Deferred Transmission Frames Register

Name: EMAC\_DTF
Address: 0xFFFBC058
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	ı	_	ı	_
15	14	13	12	11	10	9	8
			D <sup>-</sup>	ΓF			
7	6	5	4	3	2	1	0
			D <sup>-</sup>	ΓF			

## • DTF: Deferred Transmission Frames

A 16-bit register counting the number of frames experiencing deferral due to carrier sense being active on their first attempt at transmission. Frames involved in any collision are not counted nor are frames that experienced a transmit underrun.

# 34.6.27.9 Late Collisions Register

Name: EMAC\_LCOL
Address: 0xFFFBC05C

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-		-		1	_
15	14	13	12	11	10	9	8
_	_	1	_	-	_	1	_
7	6	5	4	3	2	1	0
LCOL							

## • LCOL: Late Collisions

An 8-bit register counting the number of frames that experience a collision after the slot time (512 bits) has expired. A late collision is counted twice; i.e., both as a collision and a late collision.



# 34.6.27.10 Excessive Collisions Register

Name:	EMAC_ECOL						
Address:	0xFFFBC060						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	-	_	_	_	1	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	_	1	_
7	6	5	4	3	2	1	0
EXCOL							

## • EXCOL: Excessive Collisions

An 8-bit register counting the number of frames that failed to be transmitted because they experienced 16 collisions.

# 34.6.27.11 Transmit Underrun Errors Register

Name: **EMAC\_TUND** Address: 0xFFFBC064 Read/Write Access: TUND

## • TUND: Transmit Underruns

An 8-bit register counting the number of frames not transmitted due to a transmit DMA underrun. If this register is incremented, then no other statistics register is incremented.



## 34.6.27.12 Carrier Sense Errors Register

Name:	EMAC_CSE						
Address:	0xFFFBC068						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	1	_
15	14	13	12	11	10	9	8

## • CSE: Carrier Sense Errors

6

5

An 8-bit register counting the number of frames transmitted where carrier sense was not seen during transmission or where carrier sense was deasserted after being asserted in a transmit frame without collision (no underrun). Only incremented in half-duplex mode. The only effect of a carrier sense error is to increment this register. The behavior of the other statistics registers is unaffected by the detection of a carrier sense error.

CSE

3

2

4

0

# 34.6.27.13 Receive Resource Errors Register

Name: EMAC\_RRE Address: 0xFFFBC06C Access: Read/Write 

RRE

RRE

## • RRE: Receive Resource Errors

A 16-bit register counting the number of frames that were address matched but could not be copied to memory because no receive buffer was available.



# 34.6.27.14 Receive Overrun Errors Register

Name: EMAC\_ROV Address: 0xFFFBC070 Access: Read/Write 

ROVR

## • ROVR: Receive Overrun

An 8-bit register counting the number of frames that are address recognized but were not copied to memory due to a receive DMA overrun.

### 34.6.27.15 Receive Symbol Errors Register

Name: EMAC\_RSE
Address: 0xFFFBC074
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	-	-	-	-	_	_	_
7	6	5	4	3	2	1	0
	RSE						

# • RSE: Receive Symbol Errors

An 8-bit register counting the number of frames that had  $rx_er$  asserted during reception. Receive symbol errors are also counted as an FCS or alignment error if the frame is between 64 and 1518 bytes in length (1536 if bit 8 is set in the network configuration register). If the frame is larger, it is recorded as a jabber error.



### 34.6.27.16 Excessive Length Errors Register

Name: EMAC\_ELE Address: 0xFFFBC078 Access: Read/Write EXL

### • EXL: Excessive Length Errors

An 8-bit register counting the number of frames received exceeding 1518 bytes (1536 if bit 8 set in network configuration register) in length but do not have either a CRC error, an alignment error nor a receive symbol error.

### 34.6.27.17 Receive Jabbers Register

Name: EMAC\_RJA Address: 0xFFFBC07C Access: Read/Write 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15	14	13	12	11	10	9	8	
_	_	1	1	1	1	1	1	
7	6	5	4	3	2	1	0	

RJB

### • RJB: Receive Jabbers

An 8-bit register counting the number of frames received exceeding 1518 bytes (1536 if bit 8 set in network configuration register) in length and have either a CRC error, an alignment error or a receive symbol error.



### 34.6.27.18 Undersize Frames Register

Name: EMAC\_USF
Address: 0xFFFBC080
Access: Read/Write
31 30 29 28

31	30	29	28	27	26	25	24	
_	_	-	_	_	_	-	_	
23	22	21	20	19	18	17	16	
_	_	ı	-	-	-	ı	_	
15	14	13	12	11	10	9	8	
_	_	1	-	1	-	1	_	
7	6	5	4	3	2	1	0	
	USF							

### • USF: Undersize Frames

An 8-bit register counting the number of frames received less than 64 bytes in length but do not have either a CRC error, an alignment error or a receive symbol error.

### 34.6.27.19 SQE Test Errors Register

Name: EMAC\_STE
Address: 0xFFFBC084
Access: Read/Write

, 100000.							
31	31 30 29 28				26	25	24
_	-	_	-	_	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
	SQER						

### • SQER: SQE Test Errors

An 8-bit register counting the number of frames where col was not asserted within 96 bit times (an interframe gap) of tx\_en being deasserted in half duplex mode.



### 34.6.27.20 Received Length Field Mismatch Register

Name: EMAC\_RLE Address: 0xFFFBC088 Access: Read/Write 

### • RLFM: Receive Length Field Mismatch

An 8-bit register counting the number of frames received that have a measured length shorter than that extracted from its length field. Checking is enabled through bit 16 of the network configuration register. Frames containing a type ID in bytes 13 and 14 (i.e., length/type ID  $\geq$  0x0600) are not counted as length field errors, neither are excessive length frames.

RLFM

# 35. High Speed Multimedia Card Interface (HSMCI)

### 35.1 Description

The High Speed Multimedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.

The HSMCI includes a command register, response registers, data registers, timeout counters and error detection logic that automatically handle the transmission of commands and, when required, the reception of the associated responses and data with a limited processor overhead.

The HSMCI supports stream, block and multi block data read and write, and is compatible with the DMA Controller (DMAC), minimizing processor intervention for large buffer transfers.

The HSMCI operates at a rate of up to Master Clock divided by 2 and supports the interfacing of 1 slot(s). Each slot may be used to interface with a High Speed MultiMediaCard bus (up to 30 Cards) or with an SD Memory Card. Only one slot can be selected at a time (slots are multiplexed). A bit field in the SD Card Register performs this selection.

The SD Memory Card communication is based on a 9-pin interface (clock, command, four data and three power lines) and the High Speed MultiMedia Card on a 7-pin interface (clock, command, one data, three power lines and one reserved for future use).

The SD Memory Card interface also supports High Speed MultiMedia Card operations. The main differences between SD and High Speed MultiMedia Cards are the initialization process and the bus topology.

HSMCI fully supports CE-ATA Revision 1.1, built on the MMC System Specification v4.0. The module includes dedicated hardware to issue the command completion signal and capture the host command completion signal disable.


#### 35.2 Embedded Characteristics

- Compatible with MultiMedia Card Specification Version 4.3
- Compatible with SD Memory Card Specification Version 2.0
- Compatible with SDIO Specification Version 2.0
- Compatible with CE-ATA Specification 1.1
- Cards Clock Rate Up to Master Clock Divided by 2
- Boot Operation Mode Support
- High Speed Mode Support
- Embedded Power Management to Slow Down Clock Rate When Not Used
- Supports 1 Multiplexed Slot(s)
  - Each Slot for either a High Speed MultiMediaCard Bus (Up to 30 Cards) or an SD Memory Card
- Support for Stream, Block and Multi-block Data Read and Write
- Supports Connection to DMA Controller (DMAC)
  - Minimizes Processor Intervention for Large Buffer Transfers
- Built in FIFO (from 16 to 256 bytes) with Large Memory Aperture Supporting Incremental Access
- Support for CE-ATA Completion Signal Disable Command
- Protection Against Unexpected Modification On-the-Fly of the Configuration Registers



# 35.3 Block Diagram


Figure 35-1. Block Diagram



Notes: 1. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAy.

# 35.4 Application Block Diagram

Figure 35-2. Application Block Diagram



### 35.5 Pin Name List

Table 35-1. I/O Lines Description for 8-bit Configuration

Pin Name <sup>(2)</sup>	Pin Description	Type <sup>(1)</sup>	Comments
MCCDA	Command/response	I/O/PP/OD	CMD of an MMC or SDCard/SDIO
MCCK	Clock	I/O	CLK of an MMC or SD Card/SDIO
MCDA0-MCDA7	Data 07 of Slot A	I/O/PP	DAT[07] of an MMC
MCDAU-MCDA7	Data 07 of Slot A	1/0/PP	DAT[03] of an SD Card/SDIO

Notes: 1. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.

2. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAy.



# 35.6 Product Dependencies

#### 35.6.1 I/O Lines

The pins used for interfacing the High Speed MultiMedia Cards or SD Cards are multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the peripheral functions to HSMCI pins.

Table 35-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
HSMCI0	MCI0_CDA	PA1	Α
HSMCI0	MCI0_CK	PA0	Α
HSMCI0	MCI0_DA0	PA2	Α
HSMCI0	MCI0_DA1	PA3	Α
HSMCI0	MCI0_DA2	PA4	Α
HSMCI0	MCI0_DA3	PA5	Α
HSMCI0	MCI0_DA4	PA6	Α
HSMCI0	MCI0_DA5	PA7	Α
HSMCI0	MCI0_DA6	PA8	Α
HSMCI0	MCI0_DA7	PA9	Α
HSMCI1	MCI1_CDA	PA22	Α
HSMCI1	MCI1_CK	PA31	Α
HSMCI1	MCI1_DA0	PA23	Α
HSMCI1	MCI1_DA1	PA24	Α
HSMCI1	MCI1_DA2	PA25	Α
HSMCI1	MCI1_DA3	PA26	Α
HSMCI1	MCI1_DA4	PA27	A
HSMCI1	MCI1_DA5	PA28	A
HSMCI1	MCI1_DA6	PA29	A
HSMCI1	MCI1_DA7	PA30	Α

### 35.6.2 Power Management

The HSMCI is clocked through the Power Management Controller (PMC), so the programmer must first configure the PMC to enable the HSMCI clock.

### 35.6.3 Interrupt

The HSMCI interface has an interrupt line connected to the Advanced Interrupt Controller (AIC).

Handling the HSMCI interrupt requires programming the AIC before configuring the HSMCI.


Table 35-3. Peripheral IDs

Instance	ID
HSMCI0	11
HSMCI1	29



# 35.7 Bus Topology

Figure 35-3. High Speed MultiMedia Memory Card Bus Topology



The High Speed MultiMedia Card communication is based on a 13-pin serial bus interface. It has three communication lines and four supply lines.

Table 35-4. Bus Topology


Pin Number	Name	Type <sup>(1)</sup>	Description	HSMCI Pin Name <sup>(2)</sup> (Slot z)
1	DAT[3]	I/O/PP	Data	MCDz3
2	CMD	I/O/PP/OD	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	MCCK
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data 0	MCDz0
8	DAT[1]	I/O/PP	Data 1	MCDz1
9	DAT[2]	I/O/PP	Data 2	MCDz2
10	DAT[4]	I/O/PP	Data 4	MCDz4
11	DAT[5]	I/O/PP	Data 5	MCDz5
12	DAT[6]	I/O/PP	Data 6	MCDz6
13	DAT[7]	I/O/PP	Data 7	MCDz7

Notes: 1. I: Input, O: Output, PP: Push/Pull, OD: Open Drain.




<sup>2.</sup> When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAy.

Figure 35-4. MMC Bus Connections (One Slot)



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA MCDAy to HSMCIx\_DAy.

Figure 35-5. SD Memory Card Bus Topology



The SD Memory Card bus includes the signals listed in Table 35-5.

Table 35-5. SD Memory Card Bus Signals


Pin Number	Name	Type <sup>(1)</sup>	Description	HSMCI Pin Name <sup>(2)</sup> (Slot z)
1	CD/DAT[3]	I/O/PP	Card detect/ Data line Bit 3	MCDz3
2	CMD	PP	Command/response	MCCDz
3	VSS1	S	Supply voltage ground	VSS
4	VDD	S	Supply voltage	VDD
5	CLK	I/O	Clock	MCCK
6	VSS2	S	Supply voltage ground	VSS
7	DAT[0]	I/O/PP	Data line Bit 0	MCDz0
8	DAT[1]	I/O/PP	Data line Bit 1 or Interrupt	MCDz1
9	DAT[2]	I/O/PP	Data line Bit 2	MCDz2

Notes: 1. I: input, O: output, PP: Push Pull, OD: Open Drain.

2. When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA, MCDAy to HSMCIx\_DAy.



Figure 35-6. SD Card Bus Connections with One Slot



Note: When several HSMCI (x HSMCI) are embedded in a product, MCCK refers to HSMCIx\_CK, MCCDA to HSMCIx\_CDA MCDAy to HSMCIx\_DAy.

When the HSMCI is configured to operate with SD memory cards, the width of the data bus can be selected in the HSMCI SDCard/SDIO Register (HSMCI\_SDCR). Clearing the SDCBUS bit in this register means that the width is one bit; setting it means that the width is four bits. In the case of High Speed MultiMedia cards, only the data line 0 is used. The other data lines can be used as independent PIOs.

### 35.8 High Speed MultiMediaCard Operations

After a power-on reset, the cards are initialized by a special message-based High Speed MultiMediaCard bus protocol. Each message is represented by one of the following tokens:

- Command: A command is a token that starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- Response: A response is a token which is sent from an addressed card or (synchronously) from all
  connected cards to the host as an answer to a previously received command. A response is transferred
  serially on the CMD line.
- Data: Data can be transferred from the card to the host or vice versa. Data is transferred via the data line.

Card addressing is implemented using a session address assigned during the initialization phase by the bus controller to all currently connected cards. Their unique CID number identifies individual cards.

The structure of commands, responses and data blocks is described in the High Speed MultiMedia-Card System Specification. See also Table 35-6 on page 770.

High Speed MultiMediaCard bus data transfers are composed of these tokens.

There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token; the others transfer their information directly within the command or response structure. In this case, no data token is present in an operation. The bits on the DAT and the CMD lines are transferred synchronous to the clock HSMCI Clock.

Two types of data transfer commands are defined:

- Sequential commands: These commands initiate a continuous data stream. They are terminated only when a stop command follows on the CMD line. This mode reduces the command overhead to an absolute minimum.
- Block-oriented commands: These commands send a data block succeeded by CRC bits.

Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the CMD line similarly to the sequential read or when a multiple block transmission has a pre-defined block count (See "Data Transfer Operation" on page 773.).

The HSMCI provides a set of registers to perform the entire range of High Speed MultiMedia Card operations.



#### 35.8.1 Command - Response Operation

After reset, the HSMCI is disabled and becomes valid after setting the MCIEN bit in the HSMCI Control Register (HSMCI\_CR).

The PWSEN bit saves power by dividing the HSMCI clock by 2<sup>PWSDIV</sup> + 1 when the bus is inactive.

The two bits, RDPROOF and WRPROOF in the HSMCI Mode Register (HSMCI\_MR) allow stopping the HSMCI Clock during read or write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

All the timings for High Speed MultiMedia Card are defined in the High Speed MultiMediaCard System Specification.

The two bus modes (open drain and push/pull) needed to process all the operations are defined in the HSMCI Command Register (HSMCI\_CMDR). The HSMCI\_CMDR allows a command to be carried out.

For example, to perform an ALL\_SEND\_CID command:

	Host Command				N <sub>ID</sub> Cycles		Response		High Impedance State					
CMD	S	Т	Content	CRC	Е	Z	*****	Z	S	Т	CID Content	Z	Z	Z

The command ALL\_SEND\_CID and the fields and values for the HSMCI\_CMDR are described in Table 35-6 and Table 35-7.

Table 35-6. ALL\_SEND\_CID Command Description

CMD Index	Туре	Argument	Resp	Abbreviation	Command Description
CMD2	bcr <sup>(1)</sup>	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the CMD line

Note: 1. bcr means broadcast command with response.

Table 35-7. Fields and Values for HSMCI\_CMDR

Field	Value
CMDNB (command number)	2 (CMD2)
RSPTYP (response type)	2 (R2: 136 bits response)
SPCMD (special command)	0 (not a special command)
OPCMD (open drain command)	1
MAXLAT (max latency for command to response)	0 (NID cycles ==> 5 cycles)
TRCMD (transfer command)	0 (No transfer)
TRDIR (transfer direction)	X (available only in transfer command)
TRTYP (transfer type)	X (available only in transfer command)
IOSPCMD (SDIO special command)	0 (not a special command)

The HSMCI Argument Register (HSMCI\_ARGR) contains the argument field of the command.

To send a command, the user must perform the following steps:

- Fill the HSMCI\_ARGR with the command argument.
- Set the HSMCI\_CMDR (see Table 35-7).

The command is sent immediately after writing the HSMCI\_CMDR.

While the card maintains a busy indication (at the end of a STOP\_TRANSMISSION command CMD12, for example), a new command shall not be sent. The NOTBUSY flag in the HSMCI Status Register (HSMCI\_SR) is asserted when the card releases the busy indication.




If the command requires a response, it can be read in the HSMCI Response Register (HSMCI\_RSPR). The response size can be from 48 bits up to 136 bits depending on the command. The HSMCI embeds an error detection to prevent any corrupted data during the transfer.

The following flowchart shows how to send a command to the card and read the response if needed. In this example, the status register bits are polled but setting the appropriate bits in the HSMCI Interrupt Enable Register (HSMCI\_IER) allows using an interrupt method.



Figure 35-7. Command/Response Functional Flow Diagram



Notes: 1. If the command is SEND\_OP\_COND, the CRC error flag is always present (refer to R3 response in the High Speed MultiMedia Card specification).

#### 35.8.2 Data Transfer Operation

The High Speed MultiMedia Card allows several read/write operations (single block, multiple blocks, stream, etc.). These kinds of transfer can be selected setting the Transfer Type (TRTYP) field in the HSMCI Command Register (HSMCI\_CMDR).

These operations can be done using the features of the DMA Controller.

In all cases, the block length (BLKLEN field) must be defined either in the HSMCI\_MR, or in the HSMCI Block Register (HSMCI\_BLKR). This field determines the size of the data block.

Consequent to MMC Specification 3.1, two types of multiple block read (or write) transactions are defined (the host can use either one at any time):

- Open-ended/Infinite Multiple block read (or write):
  - The number of blocks for the read (or write) multiple block operation is not defined. The card will continuously transfer (or program) data blocks until a stop transmission command is received.
- Multiple block read (or write) with pre-defined block count (since version 3.1 and higher):


The card will transfer (or program) the requested number of data blocks and terminate the transaction. The stop command is not required at the end of this type of multiple block read (or write), unless terminated with an error. In order to start a multiple block read (or write) with pre-defined block count, the host must correctly program the HSMCI\_BLKR, otherwise, the card will start an open-ended multiple block read. The BCNT field of the HSMCI\_BLKR defines the number of blocks to transfer (from 1 to 65535 blocks). Programming the value 0 in the BCNT field corresponds to an infinite block transfer.

#### 35.8.3 Read Operation

The following flowchart (Figure 35-8) shows how to read a single block with or without use of DMAC facilities. In this example, a polling method is used to wait for the end of read. Similarly, the user can configure the HSMCI\_IER to trigger an interrupt at the end of read.



Figure 35-8. Read Functional Flow Diagram



Notes: 1. It is assumed that this command has been correctly sent (see Figure 35-7).

2. This field is also accessible in the HSMCI Block Register (HSMCI\_BLKR).

### 35.8.4 Write Operation


In write operation, the HSMCI Mode Register (HSMCI\_MR) is used to define the padding value when writing non-multiple block size. If the bit PADV is 0, then 0x00 value is used when padding data, otherwise 0xFF is used.

If set, the bit DMAEN in the HSMCI DMA Configuration Register (HSMCI\_DMA) enables DMA transfer.

The following flowchart (Figure 35-9) shows how to write a single block with or without use of DMA facilities. Polling or interrupt method can be used to wait for the end of write according to the contents of the HSMCI Interrupt Mask Register (HSMCI\_IMR).



Figure 35-9. Write Functional Flow Diagram




Notes: 1. It is assumed that this command has been correctly sent (see Figure 35-7).

2. This field is also accessible in the HSMCI Block Register (HSMCI\_BLKR).

The following flowchart (Figure 35-10) shows how to manage read multiple block and write multiple block transfers with the DMA Controller. Polling or interrupt method can be used to wait for the end of write according to the contents of the HSMCI\_IMR.

Figure 35-10. Read Multiple Block and Write Multiple Block



Notes: 1. It is assumed that this command has been correctly sent (see Figure 35-7).

2. Handle errors reported in HSMCI\_SR.



#### 35.8.5 WRITE\_SINGLE\_BLOCK Operation using DMA Controller

- 1. Wait until the current command execution has successfully terminated.
  - a. Check that CMDRDY and NOTBUSY fields are asserted in HSMCI\_SR
- 2. Program the block length in the card. This value defines the value block\_length.
- 3. Program the block length in the HSMCI configuration register with block\_length value.
- 4. Program HSMCI\_DMA register with the following fields:
  - OFFSET field with dma\_offset.
  - CHKSIZE is user defined and set according to DMAC\_DCSIZE.
  - DMAEN is set to true to enable DMA hardware handshaking in the HSMCI. This bit was previously set to false.
- 5. Issue a WRITE SINGLE BLOCK command writing HSMCI ARGR then HSMCI CMDR.
- 6. Program the DMA Controller.
  - a. Read the channel Register to choose an available (disabled) channel.
  - Clear any pending interrupts on the channel from the previous DMAC transfer by reading the DMAC\_EBCISR.
  - c. Program the channel registers.
  - d. The DMAC\_SADDRx register for channel x must be set to the location of the source data. When the first data location is not word aligned, the two LSB bits define the temporary value called *dma\_offset*. The two LSB bits of DMAC\_SADDRx must be set to 0.
  - e. The DMAC\_DADDRx register for channel x must be set with the starting address of the HSMCI\_FIFO address.
  - f. Program DMAC\_CTRLAx register of channel x with the following field's values:
    - -DST\_WIDTH is set to WORD.
    - -SRC WIDTH is set to WORD.
    - -DCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with *CEILING((block\_length + dma\_offset) / 4)*, where the ceiling function is the function that returns the smallest integer not less than x.
  - g. Program DMAC CTRLBx register for channel x with the following field's values:
    - -DST\_INCR is set to INCR, the *block\_length* value must not be larger than the HSMCI\_FIFO aperture.
    - -SRC\_INCR is set to INCR.
    - -FC field is programmed with memory to peripheral flow control mode.
    - -both DST\_DSCR and SRC\_DSCR are set to 1 (descriptor fetch is disabled).
    - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA controller is able to prefetch data and write HSMCI simultaneously.
  - h. Program DMAC\_CFGx register for channel x with the following field's values:
    - -FIFOCFG defines the watermark of the DMAC channel FIFO.
    - -DST\_H2SEL is set to true to enable hardware handshaking on the destination.
    - -DST\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
  - i. Enable Channel x, writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 7. Wait for XFRDONE in HSMCI SR.



#### 35.8.6 READ\_SINGLE\_BLOCK Operation using DMA Controller

#### 35.8.6.1 Block Length is Multiple of 4

- 1. Wait until the current command execution has successfully completed.
  - a. Check that CMDRDY and NOTBUSY are asserted in HSMCI\_SR.
- 2. Program the block length in the card. This value defines the value block\_length.
- 3. Program the block length in the HSMCI configuration register with block\_length value.
- 4. Set RDPROOF bit in HSMCI\_MR to avoid overflow.
- 5. Program HSMCI\_DMA register with the following fields:
  - ROPT field is set to 0.
  - OFFSET field is set to 0.
  - CHKSIZE is user defined.
  - DMAEN is set to true to enable DMAC hardware handshaking in the HSMCI. This bit was previously set to false.
- 6. Issue a READ SINGLE BLOCK command.
- 7. Program the DMA controller.
  - a. Read the channel Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMA transfer by reading the DMAC\_EBCISR.
  - c. Program the channel registers.
  - d. The DMAC\_SADDRx register for channel x must be set with the starting address of the HSMCI\_FIFO address.
  - e. The DMAC\_DADDRx register for channel x must be word aligned.
  - f. Program DMAC\_CTRLAx register of channel x with the following field's values:
    - -DST\_WIDTH is set to WORD.
    - -SRC\_WIDTH is set to WORD.
    - -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with block\_length/4.
  - g. Program DMAC\_CTRLBx register for channel x with the following field's values:
    - -DST INCR is set to INCR.
    - -SRC INCR is set to INCR.
    - –FC field is programmed with peripheral to memory flow control mode.
    - -both DST\_DSCR and SRC\_DSCR are set to 1 (descriptor fetch is disabled).
    - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA controller is able to prefetch data and write HSMCI simultaneously.
  - h. Program DMAC CFGx register for channel x with the following field's values:
    - -FIFOCFG defines the watermark of the DMA channel FIFO.
    - -SRC H2SEL is set to true to enable hardware handshaking on the destination.
    - –SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
    - -Enable Channel x, writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 8. Wait for XFRDONE in HSMCI\_SR.



#### 35.8.6.2 Block Length is Not Multiple of 4 and Padding Not Used (ROPT field in HSMCI\_DMA register set to 0)

In the previous DMA transfer flow (block length multiple of 4), the DMA controller is configured to use only WORD AHB access. When the block length is no longer a multiple of 4 this is no longer true. The DMA controller is programmed to copy exactly the block length number of bytes using 2 transfer descriptors.

- 1. Use the previous step until READ\_SINGLE\_BLOCK then
- 2. Program the DMA controller to use a two descriptors linked list.
  - a. Read the channel Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMA transfer by reading the DMAC\_EBCISR.
  - c. Program the channel registers in the Memory for the first descriptor. This descriptor will be word oriented. This descriptor is referred to as LLI\_W, standing for LLI word oriented transfer.
  - d. The LLI\_W.DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
  - e. The LLI\_W.DMAC\_DADDRx field in the memory must be word aligned.
  - f. Program LLI W.DMAC CTRLAx with the following field's values:
    - -DST WIDTH is set to WORD.
    - -SRC WIDTH is set to WORD.
    - –SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with block\_length/4. If BTSIZE is zero, this descriptor is skipped later.
  - g. Program LLI\_W.DMAC\_CTRLBx with the following field's values:
    - -DST\_INCR is set to INCR
    - -SRC INCR is set to INCR
    - -FC field is programmed with peripheral to memory flow control mode.
    - -SRC\_DSCR is set to zero. (descriptor fetch is enabled for the SRC)
    - –DST\_DSCR is set to one. (descriptor fetch is disabled for the DST)
    - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, DMA controller is able to prefetch data and write HSMCI simultaneously.
  - h. Program LLI\_W.DMAC\_CFGx register for channel x with the following field's values:
    - -FIFOCFG defines the watermark of the DMA channel FIFO.
    - -DST\_REP is set to zero meaning that address are contiguous.
    - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
    - –SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
  - i. Program LLI\_W.DMAC\_DSCRx with the address of LLI\_B descriptor. And set DSCRx\_IF to the AHB Layer ID. This operation actually links the Word oriented descriptor on the second byte oriented descriptor. When block\_length[1:0] is equal to 0 (multiple of 4) LLI\_W.DMAC\_DSCRx points to 0, only LLI\_W is relevant.
  - j. Program the channel registers in the Memory for the second descriptor. This descriptor will be byte oriented. This descriptor is referred to as LLI\_B, standing for LLI Byte oriented.
  - k. The LLI\_B.DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
  - I. The LLI\_B.DMAC\_DADDRx is not relevant if previous word aligned descriptor was enabled. If 1, 2 or 3 bytes are transferred that address is user defined and not word aligned.
  - m. Program LLI\_B.DMAC\_CTRLAx with the following field's values:
    - -DST\_WIDTH is set to BYTE.



- -SRC WIDTH is set to BYTE.
- -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
- -BTSIZE is programmed with block\_length[1:0]. (last 1, 2, or 3 bytes of the buffer).
- n. Program LLI\_B.DMAC\_CTRLBx with the following field's values:
  - -DST INCR is set to INCR
  - -SRC\_INCR is set to INCR
  - -FC field is programmed with peripheral to memory flow control mode.
  - -Both SRC\_DSCR and DST\_DSCR are set to 1 (descriptor fetch is disabled) or Next descriptor location points to 0.
  - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, DMA Controller is able to prefetch data and write HSMCI simultaneously.
- o. Program LLI\_B.DMAC\_CFGx memory location for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - -SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
- p. Program LLI\_B.DMAC\_DSCR with 0.
- q. Program DMAC\_CTRLBx register for channel x with 0. its content is updated with the LLI fetch operation.
- r. Program DMAC\_DSCRx with the address of LLI\_W if *block\_length* greater than 4 else with address of LLI\_B.
- s. Enable Channel x writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 3. Wait for XFRDONE in HSMCI SR.

#### 35.8.6.3 Block Length is Not Multiple of 4, with Padding Value (ROPT field in HSMCI\_DMA register set to 1)

When the ROPT field is set to one, The DMA Controller performs only WORD access on the bus to transfer a non-multiple of 4 block length. Unlike previous flow, in which the transfer size is rounded to the nearest multiple of 4.

- 1. Program the HSMCI Interface, see previous flow.
  - ROPT field is set to 1.
- 2. Program the DMA Controller
  - a. Read the channel Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMA transfer by reading the DMAC EBCISR.
  - c. Program the channel registers.
  - d. The DMAC\_SADDRx register for channel x must be set with the starting address of the HSMCI\_FIFO address.
  - e. The DMAC\_DADDRx register for channel x must be word aligned.
  - f. Program DMAC CTRLAx register of channel x with the following field's values:
    - -DST WIDTH is set to WORD
    - -SRC WIDTH is set to WORD
    - -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with CEILING(block\_length/4).
  - g. Program DMAC\_CTRLBx register for channel x with the following field's values:
    - -DST\_INCR is set to INCR
    - -SRC\_INCR is set to INCR



- -FC field is programmed with peripheral to memory flow control mode.
- -both DST\_DSCR and SRC\_DSCR are set to 1. (descriptor fetch is disabled)
- -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA Controller is able to prefetch data and write HSMCI simultaneously.
- h. Program DMAC\_CFGx register for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - -SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
  - -Enable Channel x writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 3. Wait for XFRDONE in HSMCI\_SR.

#### 35.8.7 WRITE\_MULTIPLE\_BLOCK

#### 35.8.7.1 One Block per Descriptor

- 1. Wait until the current command execution has successfully terminated.
  - a. Check that CMDRDY and NOTBUSY are asserted in HSMCI\_SR.
- 2. Program the block length in the card. This value defines the value *block\_length*.
- 3. Program the block length in the HSMCI configuration register with block length value.
- 4. Program HSMCI\_DMA register with the following fields:
  - OFFSET field with dma offset.
  - CHKSIZE is user defined.
  - DMAEN is set to true to enable DMAC hardware handshaking in the HSMCI. This bit was previously set to false.
- 5. Issue a WRITE\_MULTIPLE\_BLOCK command.
- 6. Program the DMA Controller to use a list of descriptors. Each descriptor transfers one block of data. Block *n* of data is transferred with descriptor LLI(n).
  - a. Read the channel Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the DMAC\_EBCISR.
  - c. Program a List of descriptors.
  - d. The LLI(n).DMAC\_SADDRx memory location for channel x must be set to the location of the source data. When the first data location is not word aligned, the two LSB bits define the temporary value called *dma offset*. The two LSB bits of LLI(n).DMAC\_SADDRx must be set to 0.
  - e. The LLI(n).DMAC\_DADDRx register for channel x must be set with the starting address of the HSMCI\_FIFO address.
  - f. Program LLI(n).DMAC\_CTRLAx register of channel x with the following field's values:
    - -DST\_WIDTH is set to WORD.
    - -SRC\_WIDTH is set to WORD.
    - -DCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with CEILING((block\_length + dma\_offset)/4).
  - g. Program LLI(n).DMAC\_CTRLBx register for channel x with the following field's values:
    - -DST\_INCR is set to INCR.
    - -SRC INCR is set to INCR.
    - -DST DSCR is set to 0 (fetch operation is enabled for the destination).



- -SRC\_DSCR is set to 1 (source address is contiguous).
- –FC field is programmed with memory to peripheral flow control mode.
- -Both DST\_DSCR and SRC\_DSCR are set to 1 (descriptor fetch is disabled).
- –DIF and SIF are set with their respective layer ID. If SIF is different from DIF, DMA Controller is able to prefetch data and write HSMCI simultaneously.
- h. Program LLI(n).DMAC\_CFGx register for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -DST H2SEL is set to true to enable hardware handshaking on the destination.
  - -SRC\_REP is set to 0. (contiguous memory access at block boundary)
  - –DST\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
- i. If LLI(n) is the last descriptor, then LLI(n).DSCR points to 0 else LLI(n) points to the start address of LLI(n+1).
- j. Program DMAC\_CTRLBx for channel register x with 0. Its content is updated with the LLI fetch operation.
- k. Program DMAC\_DSCRx for channel register x with the address of the first descriptor LLI(0).
- I. Enable Channel x writing one to DMAC\_CHER[x]. The DMA is ready and waiting for request.
- 7. Poll CBTC[x] bit in the DMAC EBCISR.
- 8. If a new list of buffers shall be transferred, repeat step 6. Check and handle HSMCI errors.
- 9. Poll FIFOEMPTY field in the HSMCI\_SR.
- 10. Send The STOP\_TRANSMISSION command writing HSMCI\_ARGR then HSMCI\_CMDR.
- 11. Wait for XFRDONE in HSMCI\_SR.

#### 35.8.8 READ\_MULTIPLE\_BLOCK

#### 35.8.8.1 Block Length is a Multiple of 4

- 1. Wait until the current command execution has successfully terminated.
  - a. Check that CMDRDY and NOTBUSY are asserted in HSMCI SR.
- 2. Program the block length in the card. This value defines the value block\_length.
- 3. Program the block length in the HSMCI configuration register with block\_length value.
- 4. Set RDPROOF bit in HSMCI\_MR to avoid overflow.
- 5. Program HSMCI\_DMA register with the following fields:
  - ROPT field is set to 0.
  - OFFSET field is set to 0.
  - CHKSIZE is user defined.
  - DMAEN is set to true to enable DMAC hardware handshaking in the HSMCI. This bit was previously set to false.
- 6. Issue a READ MULTIPLE BLOCK command.
- 7. Program the DMA Controller to use a list of descriptors:



- a. Read the channel Register to choose an available (disabled) channel.
- b. Clear any pending interrupts on the channel from the previous DMA transfer by reading the DMAC EBCISR.
- c. Program the channel registers in the Memory with the first descriptor. This descriptor will be word oriented. This descriptor is referred to as LLI\_W(n), standing for LLI word oriented transfer for block *n*.
- d. The LLI\_W(n).DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
- e. The LLI\_W(n).DMAC\_DADDRx field in the memory must be word aligned.
- f. Program LLI W(n).DMAC CTRLAx with the following field's values:
  - -DST\_WIDTH is set to WORD
  - -SRC\_WIDTH is set to WORD
  - -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
  - -BTSIZE is programmed with block\_length/4.
- g. Program LLI\_W(n).DMAC\_CTRLBx with the following field's values:
  - -DST\_INCR is set to INCR.
  - -SRC INCR is set to INCR.
  - -FC field is programmed with peripheral to memory flow control mode.
  - -SRC DSCR is set to 0 (descriptor fetch is enabled for the SRC).
  - -DST DSCR is set to TRUE (descriptor fetch is disabled for the DST).
  - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA Controller is able to prefetch data and write HSMCI simultaneously.
- h. Program LLI\_W(n).DMAC\_CFGx register for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -DST\_REP is set to zero. Addresses are contiguous.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - -SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
- i. Program LLI\_W(n).DMAC\_DSCRx with the address of LLI\_W(n+1) descriptor. And set the DSCRx\_IF to the AHB Layer ID. This operation actually links descriptors together. If LLI\_W(n) is the last descriptor then LLI\_W(n).DMAC\_DSCRx points to 0.
- j. Program DMAC\_CTRLBx register for channel x with 0. its content is updated with the LLI Fetch operation.
- k. Program DMAC\_DSCRx register for channel x with the address of LLI\_W(0).
- I. Enable Channel x writing one to DMAC\_CHER[x]. The DMA is ready and waiting for request.
- 8. Poll CBTC[x] bit in the DMAC\_EBCISR.
- 9. If a new list of buffer shall be transferred repeat step 6. Check and handle HSMCI errors.
- 10. Poll FIFOEMPTY field in the HSMCI\_SR.
- 11. Send The STOP TRANSMISSION command writing the HSMCI ARGR then the HSMCI CMDR.
- 12. Wait for XFRDONE in HSMCI\_SR.

#### 35.8.8.2 Block Length is Not Multiple of 4. (ROPT field in HSMCI\_DMA register set to 0)

Two DMA Transfer descriptors are used to perform the HSMCI block transfer.

- 1. Use the previous step to configure the HSMCI to perform a READ\_MULTIPLE\_BLOCK command.
- 2. Issue a READ\_MULTIPLE\_BLOCK command.
- 3. Program the DMA Controller to use a list of descriptors.



- a. Read the channel register to choose an available (disabled) channel.
- b. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the DMAC\_EBCISR.
- c. For every block of data repeat the following procedure:
- d. Program the channel registers in the Memory for the first descriptor. This descriptor will be word oriented. This descriptor is referred to as LLI\_W(n) standing for LLI word oriented transfer for block *n*.
- e. The LLI\_W(n).DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
- f. The LLI\_W(n).DMAC\_DADDRx field in the memory must be word aligned.
- g. Program LLI\_W(n).DMAC\_CTRLAx with the following field's values:
  - -DST WIDTH is set to WORD.
  - -SRC\_WIDTH is set to WORD.
  - -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
  - -BTSIZE is programmed with block\_length/4. If BTSIZE is zero, this descriptor is skipped later.
- h. Program LLI\_W(n).DMAC\_CTRLBx with the following field's values:
  - -DST INCR is set to INCR.
  - -SRC\_INCR is set to INCR.
  - -FC field is programmed with peripheral to memory flow control mode.
  - -SRC\_DSCR is set to 0 (descriptor fetch is enabled for the SRC).
  - -DST\_DSCR is set to TRUE (descriptor fetch is disabled for the DST).
  - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA Controller is able to prefetch data and write HSMCI simultaneously.
- i. Program LLI\_W(n).DMAC\_CFGx register for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -DST\_REP is set to zero. Address are contiguous.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - –SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
- j. Program LLI\_W(n).DMAC\_DSCRx with the address of LLI\_B(n) descriptor. And set the DSCRx\_IF to the AHB Layer ID. This operation actually links the Word oriented descriptor on the second byte oriented descriptor. When block\_length[1:0] is equal to 0 (multiple of 4) LLI\_W(n).DMAC\_DSCRx points to 0, only LLI\_W(n) is relevant.
- k. Program the channel registers in the Memory for the second descriptor. This descriptor will be byte oriented. This descriptor is referred to as LLI\_B(n), standing for LLI Byte oriented.
- The LLI\_B(n).DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
- m. The LLI\_B(n).DMAC\_DADDRx is not relevant if previous word aligned descriptor was enabled. If 1, 2 or 3 bytes are transferred, that address is user defined and not word aligned.
- n. Program LLI\_B(n).DMAC\_CTRLAx with the following field's values:
  - -DST\_WIDTH is set to BYTE.
  - -SRC WIDTH is set to BYTE.
  - -SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
  - -BTSIZE is programmed with block\_length[1:0]. (last 1, 2, or 3 bytes of the buffer).
- o. Program LLI\_B(n).DMAC\_CTRLBx with the following field's values:
  - –DST\_INCR is set to INCR.



- -SRC INCR is set to INCR.
- -FC field is programmed with peripheral to memory flow control mode.
- -Both SRC\_DSCR and DST\_DSCR are set to 1 (descriptor fetch is disabled) or Next descriptor location points to 0.
- -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA Controller is able to prefetch data and write HSMCI simultaneously.
- p. Program LLI\_B(n).DMAC\_CFGx memory location for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMAC channel FIFO.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - –SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller
- q. Program LLI\_B(n).DMAC\_DSCR with address of descriptor LLI\_W(n+1). If LLI\_B(n) is the last descriptor, then program LLI\_B(n).DMAC\_DSCR with 0.
- r. Program DMAC\_CTRLBx register for channel x with 0, its content is updated with the LLI Fetch operation.
- s. Program DMAC\_DSCRx with the address of LLI\_W(0) if *block\_length* is greater than 4 else with address of LLI\_B(0).
- t. Enable Channel x writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 4. Enable DMADONE interrupt in the HSMCI\_IER.
- 5. Poll CBTC[x] bit in the DMAC\_EBCISR.
- 6. If a new list of buffers shall be transferred, repeat step 7. Check and handle HSMCI errors.
- 7. Poll FIFOEMPTY field in the HSMCI\_SR.
- 8. Send The STOP\_TRANSMISSION command writing HSMCI\_ARGR then HSMCI\_CMDR.
- 9. Wait for XFRDONE in HSMCI\_SR.

#### 35.8.8.3 Block Length is Not a Multiple of 4. (ROPT field in HSMCI\_DMA register set to 1)

One DMA Transfer descriptor is used to perform the HSMCI block transfer, the DMA writes a rounded up value to the nearest multiple of 4.

- Use the previous step to configure the HSMCI to perform a READ\_MULTIPLE\_BLOCK.
- 2. Set the ROPT field to 1 in the HSMCI DMA register.
- 3. Issue a READ\_MULTIPLE\_BLOCK command.
- 4. Program the DMA controller to use a list of descriptors:
  - a. Read the channel Register to choose an available (disabled) channel.
  - b. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the DMAC\_EBCISR.
  - c. Program the channel registers in the Memory with the first descriptor. This descriptor will be word oriented. This descriptor is referred to as LLI\_W(n), standing for LLI word oriented transfer for block *n*.
  - d. The LLI\_W(n).DMAC\_SADDRx field in memory must be set with the starting address of the HSMCI\_FIFO address.
  - e. The LLI W(n).DMAC DADDRx field in the memory must be word aligned.
  - f. Program LLI\_W(n).DMAC\_CTRLAx with the following field's values:
    - -DST\_WIDTH is set to WORD.
    - –SRC\_WIDTH is set to WORD.
    - –SCSIZE must be set according to the value of HSMCI\_DMA.CHKSIZE field.
    - -BTSIZE is programmed with Ceiling(block length/4).



- g. Program LLI\_W(n).DMAC\_CTRLBx with the following field's values:
  - -DST INCR is set to INCR
  - -SRC\_INCR is set to INCR
  - -FC field is programmed with peripheral to memory flow control mode.
  - -SRC DSCR is set to 0. (descriptor fetch is enabled for the SRC)
  - -DST\_DSCR is set to TRUE. (descriptor fetch is disabled for the DST)
  - -DIF and SIF are set with their respective layer ID. If SIF is different from DIF, the DMA Controller is able to prefetch data and write HSMCI simultaneously.
- h. Program LLI\_W(n).DMAC\_CFGx register for channel x with the following field's values:
  - -FIFOCFG defines the watermark of the DMA channel FIFO.
  - -DST\_REP is set to zero. Address are contiguous.
  - -SRC\_H2SEL is set to true to enable hardware handshaking on the destination.
  - -SRC\_PER is programmed with the hardware handshaking ID of the targeted HSMCI Host Controller.
- i. Program LLI\_W(n).DMAC\_DSCRx with the address of LLI\_W(n+1) descriptor. And set the DSCRx\_IF to the AHB Layer ID. This operation actually links descriptors together. If LLI\_W(n) is the last descriptor then LLI\_W(n).DMAC\_DSCRx points to 0.
- j. Program DMAC\_CTRLBx register for channel x with 0. its content is updated with the LLI Fetch operation.
- k. Program DMAC\_DSCRx register for channel x with the address of LLI\_W(0).
- I. Enable Channel x writing one to DMAC\_CHER[x]. The DMAC is ready and waiting for request.
- 5. Poll CBTC[x] bit in the DMAC EBCISR.
- 6. If a new list of buffers shall be transferred repeat step 7. Check and handle HSMCI errors.
- 7. Poll FIFOEMPTY field in the HSMCI SR.
- 8. Send The STOP\_TRANSMISSION command writing the HSMCI\_ARGR then the HSMCI\_CMDR.
- 9. Wait for XFRDONE in HSMCI SR.

## 35.9 SD/SDIO Card Operation

The High Speed MultiMedia Card Interface allows processing of SD Memory (Secure Digital Memory Card) and SDIO (SD Input Output) Card commands.

SD/SDIO cards are based on the Multi Media Card (MMC) format, but are physically slightly thicker and feature higher data transfer rates, a lock switch on the side to prevent accidental overwriting and security features. The physical form factor, pin assignment and data transfer protocol are forward-compatible with the High Speed MultiMedia Card with some additions. SD slots can actually be used for more than flash memory cards. Devices that support SDIO can use small devices designed for the SD form factor, such as GPS receivers, Wi-Fi or Bluetooth adapters, modems, barcode readers, IrDA adapters, FM radio tuners, RFID readers, digital cameras and more.

SD/SDIO is covered by numerous patents and trademarks, and licensing is only available through the Secure Digital Card Association.

The SD/SDIO Card communication is based on a 9-pin interface (Clock, Command, 4 x Data and 3 x Power lines). The communication protocol is defined as a part of this specification. The main difference between the SD/SDIO Card and the High Speed MultiMedia Card is the initialization process.

The SD/SDIO Card Register (HSMCI\_SDCR) allows selection of the Card Slot and the data bus width.



The SD/SDIO Card bus allows dynamic configuration of the number of data lines. After power up, by default, the SD/SDIO Card uses only DAT0 for data transfer. After initialization, the host can change the bus width (number of active data lines).

#### 35.9.1 SDIO Data Transfer Type

SDIO cards may transfer data in either a multi-byte (1 to 512 bytes) or an optional block format (1 to 511 blocks), while the SD memory cards are fixed in the block transfer mode. The TRTYP field in the HSMCI Command Register (HSMCI\_CMDR) allows to choose between SDIO Byte or SDIO Block transfer.

The number of bytes/blocks to transfer is set through the BCNT field in the HSMCI Block Register (HSMCI\_BLKR). In SDIO Block mode, the field BLKLEN must be set to the data block size while this field is not used in SDIO Byte mode.

An SDIO Card can have multiple I/O or combined I/O and memory (called Combo Card). Within a multi-function SDIO or a Combo card, there are multiple devices (I/O and memory) that share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume (Refer to the SDIO Specification for more details). To send a suspend or a resume command, the host must set the SDIO Special Command field (IOSPCMD) in the HSMCI Command Register.

#### 35.9.2 SDIO Interrupts

Each function within an SDIO or Combo card may implement interrupts (Refer to the SDIO Specification for more details). In order to allow the SDIO card to interrupt the host, an interrupt function is added to a pin on the DAT[1] line to signal the card's interrupt to the host. An SDIO interrupt on each slot can be enabled through the HSMCI Interrupt Enable Register. The SDIO interrupt is sampled regardless of the currently selected slot.

### 35.10 CE-ATA Operation

CE-ATA maps the streamlined ATA command set onto the MMC interface. The ATA task file is mapped onto MMC register space.

CE-ATA utilizes five MMC commands:

- GO IDLE STATE (CMD0): used for hard reset.
- STOP\_TRANSMISSION (CMD12): causes the ATA command currently executing to be aborted.
- FAST IO (CMD39): Used for single register access to the ATA taskfile registers, 8 bit access only.
- RW\_MULTIPLE\_REGISTERS (CMD60): used to issue an ATA command or to access the control/status registers.
- RW\_MULTIPLE\_BLOCK (CMD61): used to transfer data for an ATA command.

CE-ATA utilizes the same MMC command sequences for initialization as traditional MMC devices.

#### 35.10.1 Executing an ATA Polling Command

- 1. Issue READ\_DMA\_EXT with RW\_MULTIPLE\_REGISTER (CMD60) for 8kB of DATA.
- 2. Read the ATA status register until DRQ is set.
- 3. Issue RW MULTIPLE BLOCK (CMD61) to transfer DATA.
- 4. Read the ATA status register until DRQ && BSY are set to 0.

### 35.10.2 Executing an ATA Interrupt Command

- 1. Issue READ\_DMA\_EXT with RW\_MULTIPLE\_REGISTER (CMD60) for 8kB of DATA with nIEN field set to zero to enable the command completion signal in the device.
- 2. Issue RW\_MULTIPLE\_BLOCK (CMD61) to transfer DATA.
- 3. Wait for Completion Signal Received Interrupt.



#### 35.10.3 Aborting an ATA Command

If the host needs to abort an ATA command prior to the completion signal it must send a special command to avoid potential collision on the command line. The SPCMD field of the HSMCI\_CMDR must be set to 3 to issue the CE-ATA completion Signal Disable Command.

#### 35.10.4 CE-ATA Error Recovery

Several methods of ATA command failure may occur, including:

- No response to an MMC command, such as RW MULTIPLE REGISTER (CMD60).
- CRC is invalid for an MMC command or response.
- CRC16 is invalid for an MMC data packet.
- ATA Status register reflects an error by setting the ERR bit to one.
- The command completion signal does not arrive within a host specified time out period.

Error conditions are expected to happen infrequently. Thus, a robust error recovery mechanism may be used for each error event. The recommended error recovery procedure after a timeout is:

- Issue the command completion signal disable if nIEN was cleared to zero and the RW\_MULTIPLE\_BLOCK (CMD61) response has been received.
- Issue STOP\_TRANSMISSION (CMD12) and successfully receive the R1 response.
- Issue a software reset to the CE-ATA device using FAST\_IO (CMD39).

If STOP\_TRANMISSION (CMD12) is successful, then the device is again ready for ATA commands. However, if the error recovery procedure does not work as expected or there is another timeout, the next step is to issue GO\_IDLE\_STATE (CMD0) to the device. GO\_IDLE\_STATE (CMD0) is a hard reset to the device and completely resets all device states.

Note that after issuing GO\_IDLE\_STATE (CMD0), all device initialization needs to be completed again. If the CE-ATA device completes all MMC commands correctly but fails the ATA command with the ERR bit set in the ATA Status register, no error recovery action is required. The ATA command itself failed implying that the device could not complete the action requested, however, there was no communication or protocol failure. After the device signals an error by setting the ERR bit to one in the ATA Status register, the host may attempt to retry the command.

### 35.11 HSMCI Boot Operation Mode

- **35.11.1** In boot operation mode, the processor can read boot data from the slave (MMC device) by keeping the CMD line low after power-on before issuing CMD1. The data can be read from either the boot area or user area, depending on register setting. **Boot Procedure, Processor Mode** 
  - Configure the HSMCI data bus width programming SDCBUS field in the HSMCI\_SDCR. The BOOT\_BUS\_WIDTH field located in the device Extended CSD register must be set accordingly.
  - 2. Set the byte count to 512 bytes and the block count to the desired number of blocks, writing BLKLEN and BCNT fields of the HSMCI\_BLKR.
  - 3. Issue the Boot Operation Request command by writing to the HSMCI\_CMDR with SPCMD field set to BOOTREQ, TRDIR set to READ and TRCMD set to "start data transfer".
  - 4. The BOOT\_ACK field located in the HSMCI\_CMDR must be set to one, if the BOOT\_ACK field of the MMC device located in the Extended CSD register is set to one.
  - 5. Host processor can copy boot data sequentially as soon as the RXRDY flag is asserted.
  - 6. When Data transfer is completed, host processor shall terminate the boot stream by writing the HSMCI\_CMDR with SPCMD field set to BOOTEND.



#### 35.11.2 Boot Procedure DMA Mode

- 1. Configure the HSMCI data bus width by programming SDCBUS Field in the HSMCI\_SDCR. The BOOT\_BUS\_WIDTH field in the device Extended CSD register must be set accordingly.
- 2. Set the byte count to 512 bytes and the block count to the desired number of blocks by writing BLKLEN and BCNT fields of the HSMCI\_BLKR.
- 3. Enable DMA transfer in the HSMCI\_DMA register.
- 4. Configure DMA controller, program the total amount of data to be transferred and enable the relevant channel.
- 5. Issue the Boot Operation Request command by writing to the HSMCI\_CMDR with SPCND set to BOOTREQ, TRDIR set to READ and TRCMD set to "start data transfer".
- 6. DMA controller copies the boot partition to the memory.
- 7. When DMA transfer is completed, host processor shall terminate the boot stream by writing the HSMCI\_CMDR with SPCMD field set to BOOTEND.



# 35.12 HSMCI Transfer Done Timings


#### 35.12.1 Definition

The XFRDONE flag in the HSMCI\_SR indicates exactly when the read or write sequence is finished.

#### 35.12.2 Read Access

During a read access, the XFRDONE flag behaves as shown in Figure 35-11.


Figure 35-11. XFRDONE During a Read Access



#### 35.12.3 Write Access

During a write access, the XFRDONE flag behaves as shown in Figure 35-12.

Figure 35-12. XFRDONE During a Write Access





### 35.13 Write Protection Registers

To prevent any single software error that may corrupt HSMCI behavior, the entire HSMCI address space from address offset 0x000 to 0x00FC can be write-protected by setting the WPEN bit in the "HSMCI Write Protect Mode Register" (HSMCI\_WPMR).

If a write access to anywhere in the HSMCI address space from address offset 0x000 to 0x00FC is detected, then the WPVS flag in the HSMCI Write Protect Status Register (HSMCI\_WPSR) is set and the field WPVSRC indicates in which register the write access has been attempted.

The WPVS flag is reset by writing the HSMCI\_WPMR with the appropriate access key, WPKEY.

#### The protected registers are:

- "HSMCI Mode Register" on page 795
- "HSMCI Data Timeout Register" on page 797
- "HSMCI SDCard/SDIO Register" on page 798
- "HSMCI Completion Signal Timeout Register" on page 803
- "HSMCI DMA Configuration Register" on page 817
- "HSMCI Configuration Register" on page 818



# 35.14 High Speed MultiMediaCard Interface (HSMCI) User Interface

Table 35-8. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	HSMCI_CR	Write	-
0x04	Mode Register	HSMCI_MR	Read/Write	0x0
0x08	Data Timeout Register	HSMCI_DTOR	Read/Write	0x0
0x0C	SD/SDIO Card Register	HSMCI_SDCR	Read/Write	0x0
0x10	Argument Register	HSMCI_ARGR	Read/Write	0x0
0x14	Command Register	HSMCI_CMDR	Write	_
0x18	Block Register	HSMCI_BLKR	Read/Write	0x0
0x1C	Completion Signal Timeout Register	HSMCI_CSTOR	Read/Write	0x0
0x20	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read	0x0
0x24	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read	0x0
0x28	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read	0x0
0x2C	Response Register <sup>(1)</sup>	HSMCI_RSPR	Read	0x0
0x30	Receive Data Register	HSMCI_RDR	Read	0x0
0x34	Transmit Data Register	HSMCI_TDR	Write	_
0x38-0x3C	Reserved	-	_	_
0x40	Status Register	HSMCI_SR	Read	0xC0E5
0x44	Interrupt Enable Register	HSMCI_IER	Write	_
0x48	Interrupt Disable Register	HSMCI_IDR	Write	_
0x4C	Interrupt Mask Register	HSMCI_IMR	Read	0x0
0x50	DMA Configuration Register	HSMCI_DMA	Read/Write	0x00
0x54	Configuration Register	HSMCI_CFG	Read/Write	0x00
0x58-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	HSMCI_WPMR	Read/Write	_
0xE8	Write Protection Status Register	HSMCI_WPSR	Read-only	_
0xEC-0xFC	Reserved	_	_	_
0x100-0x1FC	Reserved	_	_	_
0x200	FIFO Memory Aperture0	HSMCI_FIFO0	Read/Write	0x0
0x5FC	FIFO Memory Aperture255	HSMCI_FIFO255	Read/Write	0x0

Note: 1. The response register can be read by N accesses at the same HSMCI\_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.



# 35.14.1 HSMCI Control Register

Name: HSMCI\_CR

**Address:** 0xFFF80000 (0), 0xFFFD0000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	_	_	-	-	_
7	6	5	4	3	2	1	0
SWRST	_	-	-	PWSDIS	PWSEN	MCIDIS	MCIEN

#### • MCIEN: Multi-Media Interface Enable

0: No effect.

1: Enables the Multi-Media Interface if MCDIS is 0.

### • MCIDIS: Multi-Media Interface Disable

0: No effect.

1: Disables the Multi-Media Interface.

#### • PWSEN: Power Save Mode Enable

0: No effect.

1: Enables the Power Saving Mode if PWSDIS is 0.

<u>Warning:</u> Before enabling this mode, the user must set a value different from 0 in the PWSDIV field (Mode Register, HSMCI\_MR).

#### • PWSDIS: Power Save Mode Disable

0: No effect.

1: Disables the Power Saving Mode.

#### • SWRST: Software Reset

0: No effect.

1: Resets the HSMCI. A software triggered hardware reset of the HSMCI interface is performed.

## 35.14.2 HSMCI Mode Register

Name: HSMCI\_MR

**Address:** 0xFFF80004 (0), 0xFFFD0004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			BLK	LEN			
23	22	21	20	19	18	17	16
			BLK	LEN			
15	14	13	12	11	10	9	8
_	PADV	FBYTE	WRPROOF	RDPROOF		PWSDIV	
7	6	5	4	3	2	1	0
			CLK	(DIV			

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

### • CLKDIV: Clock Divider

High Speed MultiMedia Card Interface clock (MCCK or HSMCI\_CK) is Master Clock (MCK) divided by (2\*(CLKDIV+1)).

#### PWSDIV: Power Saving Divider

High Speed MultiMedia Card Interface clock is divided by  $2^{(PWSDIV)} + 1$  when entering Power Saving Mode.

Warning: This value must be different from 0 before enabling the Power Save Mode in the HSMCI\_CR (PWSEN bit).

#### RDPROOF Read Proof Enable

Enabling Read Proof allows to stop the HSMCI Clock during read access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

- 0: Disables Read Proof.
- 1: Enables Read Proof.

#### WRPROOF Write Proof Enable

Enabling Write Proof allows to stop the HSMCI Clock during write access if the internal FIFO is full. This will guarantee data integrity, not bandwidth.

- 0: Disables Write Proof.
- 1: Enables Write Proof.

#### FBYTE: Force Byte Transfer

Enabling Force Byte Transfer allow byte transfers, so that transfer of blocks with a size different from modulo 4 can be supported.

**Warning:** BLKLEN value depends on FBYTE.

- 0: Disables Force Byte Transfer.
- 1: Enables Force Byte Transfer.



# • PADV: Padding Value

0: 0x00 value is used when padding data in write transfer.

1: 0xFF value is used when padding data in write transfer.

PADV may be only in manual transfer.

# • BLKLEN: Data Block Length

This field determines the size of the data block.

This field is also accessible in the HSMCI Block Register (HSMCI\_BLKR).

Bits 16 and 17 must be set to 0 if FBYTE is disabled.

Note: In SDIO Byte mode, BLKLEN field is not used.



# 35.14.3 HSMCI Data Timeout Register

Name: HSMCI\_DTOR

**Address:** 0xFFF80008 (0), 0xFFFD0008 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_		DTOMUL			DTO	CYC	

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

### • DTOCYC: Data Timeout Cycle Number

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. It equals (DTOCYC x Multiplier).

# • DTOMUL: Data Timeout Multiplier

Multiplier is defined by DTOMUL as shown in the following table:

Value	Name	Description
0	1	DTOCYC
1	16	DTOCYC x 16
2	128	DTOCYC x 128
3	256	DTOCYC x 256
4	1024	DTOCYC x 1024
5	4096	DTOCYC x 4096
6	65536	DTOCYC x 65536
7	1048576	DTOCYC x 1048576

If the data time-out set by DTOCYC and DTOMUL has been exceeded, the Data Time-out Error flag (DTOE) in the HSMCI Status Register (HSMCI\_SR) rises.



# 35.14.4 HSMCI SDCard/SDIO Register

Name: HSMCI\_SDCR

**Address:** 0xFFF8000C (0), 0xFFFD000C (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	_	-	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	_	_
7	6	5	4	3	2	1	0
SDCBUS		_	_	_	_	SDC	SEL

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

# • SDCSEL: SDCard/SDIO Slot

Value	Name	Description
0	SLOTA	Slot A is selected.
1	SLOTB	-
2	SLOTC	-
3	SLOTD	_

# • SDCBUS: SDCard/SDIO Bus Width

Value	Name	Description
0	1	1 bit
1	_	Reserved
2	4	4 bit
3	8	8 bit

# 35.14.5 HSMCI Argument Register

Name: HSMCI\_ARGR

**Address:** 0xFFF80010 (0), 0xFFFD0010 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			AF	RG			
23	22	21	20	19	18	17	16
			AF	RG			
15	14	13	12	11	10	9	8
			AF	RG			
7	6	5	4	3	2	1	0
			AF	RG			

• ARG: Command Argument



# 35.14.6 HSMCI Command Register

Name: HSMCI\_CMDR

**Address:** 0xFFF80014 (0), 0xFFFD0014 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	BOOT_ACK	ATACS	IOSF	CMD
23	22	21	20	19	18	17	16
_	_		TRTYP		TRDIR	TRO	CMD
15	14	13	12	11	10	9	8
_	_	_	MAXLAT	OPDCMD		SPCMD	
7	6	5	4	3	2	1	0
RSPTYP				CME	ONB		

This register is write-protected while CMDRDY is 0 in HSMCI\_SR. If an Interrupt command is sent, this register is only writable by an interrupt response (field SPCMD). This means that the current command execution cannot be interrupted or modified.

### • CMDNB: Command Number

This is the command index.

• RSPTYP: Response Type

Value	Name	Description
0	NORESP	No response.
1	48_BIT	48-bit response.
2	136_BIT	136-bit response.
3	R1B	R1b response type

# • SPCMD: Special Command

Value	Name	Description
0	STD	Not a special CMD.
1	INIT	Initialization CMD: 74 clock cycles for initialization sequence.
2	SYNC	Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command.
3	CE_ATA	CE-ATA Completion Signal disable Command.  The host cancels the ability for the device to return a command completion signal on the command line.
4	IT_CMD	Interrupt command: Corresponds to the Interrupt Mode (CMD40).
5	IT_RESP	Interrupt response: Corresponds to the Interrupt Mode (CMD40).
6	BOR	Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly.
7	ЕВО	End Boot Operation. This command allows the host processor to terminate the boot operation mode.



## • OPDCMD: Open Drain Command

0 (PUSHPULL): Push pull command.

1 (OPENDRAIN): Open drain command.

#### MAXLAT: Max Latency for Command to Response

0 (5): 5-cycle max latency.

1 (64): 64-cycle max latency.

### • TRCMD: Transfer Command

Value	Name	Description
0	NO_DATA	No data transfer
1	START_DATA	Start data transfer
2	STOP_DATA	Stop data transfer
3	_	Reserved

### • TRDIR: Transfer Direction

0 (WRITE): Write. 1 (READ): Read.

#### • TRTYP: Transfer Type

Value	Name	Description
0	SINGLE	MMC/SDCard Single Block
1	MULTIPLE	MMC/SDCard Multiple Block
2	STREAM	MMC Stream
4	BYTE	SDIO Byte
5	BLOCK	SDIO Block

#### • IOSPCMD: SDIO Special Command

Value	Name	Description
0	STD	Not an SDIO Special Command
1	SUSPEND	SDIO Suspend Command
2	RESUME	SDIO Resume Command

### ATACS: ATA with Command Completion Signal

0 (NORMAL): Normal operation mode.

1 (COMPLETION): This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI\_CSTOR).

### BOOT\_ACK: Boot Operation Acknowledge

The master can choose to receive the boot acknowledge from the slave when a Boot Request command is issued. When set to one this field indicates that a Boot acknowledge is expected within a programmable amount of time defined with DTOMUL and DTOCYC fields located in the HSMCI\_DTOR. If the acknowledge pattern is not received then an acknowledge timeout error is raised. If the acknowledge pattern is corrupted then an acknowledge pattern error is set.



# 35.14.7 HSMCI Block Register

Name: HSMCI\_BLKR

**Address:** 0xFFF80018 (0), 0xFFFD0018 (1)

Access: Read/Write

31	30	29	28	27	26	25	24					
	BLKLEN											
23	22	21	20	19	18	17	16					
			BLK	(LEN								
15	14	13	12	11	10	9	8					
			ВС	NT								
7	6	5	4	3	2	1	0					
			BC	NT								

# • BCNT: MMC/SDIO Block Count - SDIO Byte Count

This field determines the number of data byte(s) or block(s) to transfer.

The transfer data type and the authorized values for BCNT field are determined by the TRTYP field in HSMCI\_CMDR):

Value	Name	Description
0	MULTIPLE	MMC/SDCARD Multiple Block
0	MULTIPLE	From 1 to 65635: Value 0 corresponds to an infinite block transfer.
		SDIO Byte
4	BYTE	From 1 to 512 bytes: Value 0 corresponds to a 512-byte transfer.
		Values from 0x200 to 0xFFFF are forbidden.
		SDIO Block
5	BLOCK	From 1 to 511 blocks: Value 0 corresponds to an infinite block transfer.
		Values from 0x200 to 0xFFFF are forbidden.

<u>Warning:</u> In SDIO Byte and Block modes, writing to the 7 last bits of BCNT field is forbidden and may lead to unpredictable results.

### • BLKLEN: Data Block Length

This field determines the size of the data block.

This field is also accessible in the HSMCI Mode Register (HSMCI MR).

Bits 16 and 17 must be set to 0 if FBYTE is disabled.

Note: In SDIO Byte mode, BLKLEN field is not used.



# 35.14.8 HSMCI Completion Signal Timeout Register

Name: HSMCI\_CSTOR

**Address:** 0xFFF8001C (0), 0xFFFD001C (1)

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	-	_	_	_	-	_	
23	22	21	20	19	18	17	16	
_	_	-	-	_	_	_	_	
15	14	13	12	11	10	9	8	
_	_	_	_	_	_	_	_	
7	6	5	4	3	2	1	0	
_		CSTOMUL			CSTOCYC			

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

#### CSTOCYC: Completion Signal Timeout Cycle Number

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

# • CSTOMUL: Completion Signal Timeout Multiplier

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between two data block transfers. Its value is calculated by (CSTOCYC x Multiplier).

These fields determine the maximum number of Master Clock cycles that the HSMCI waits between the end of the data transfer and the assertion of the completion signal. The data transfer comprises data phase and the optional busy phase. If a non-DATA ATA command is issued, the HSMCI starts waiting immediately after the end of the response until the completion signal.

Multiplier is defined by CSTOMUL as shown in the following table:

Value	Name	Description
0	1	CSTOCYC x 1
1	16	CSTOCYC x 16
2	128	CSTOCYC x 128
3	256	CSTOCYC x 256
4	1024	CSTOCYC x 1024
5	4096	CSTOCYC x 4096
6	65536	CSTOCYC x 65536
7	1048576	CSTOCYC x 1048576

If the data time-out set by CSTOCYC and CSTOMUL has been exceeded, the Completion Signal Time-out Error flag (CSTOE) in the HSMCI Status Register (HSMCI\_SR) rises.



# 35.14.9 HSMCI Response Register

Name: HSMCI\_RSPR

**Address:** 0xFFF80020 (0), 0xFFFD0020 (1)

Access: Read-only

31	30	29	28	27	26	25	24					
	RSP											
23	22	21	20	19	18	17	16					
	RSP											
15	14	13	12	11	10	9	8					
			R	SP								
7	6	5	4	3	2	1	0					
			R	SP								

# • RSP: Response

Note: 1. The response register can be read by N accesses at the same HSMCI\_RSPR or at consecutive addresses (0x20 to 0x2C). N depends on the size of the response.

# 35.14.10 HSMCI Receive Data Register

Name: HSMCI\_RDR

**Address:** 0xFFF80030 (0), 0xFFFD0030 (1)

Access: Read-only

31	30	29	28	27	26	25	24					
	DATA											
23	22	21	20	19	18	17	16					
	DATA											
15	14	13	12	11	10	9	8					
			DA	ATA								
7	6	5	4	3	2	1	0					
			DA	NTA .								

• DATA: Data to Read



# 35.14.11 HSMCI Transmit Data Register

Name: HSMCI\_TDR

Address: 0xFFF80034 (0), 0xFFFD0034 (1)

Access: Write-only

31	30	29	28	27	26	25	24					
	DATA											
23	22	21	20	19	18	17	16					
			DA	NTA								
15	14	13	12	11	10	9	8					
			DA	NTA								
7	6	5	4	3	2	1	0					
			DA	NTA								

• DATA: Data to Write

## 35.14.12 HSMCI Status Register

Name: HSMCI\_SR

Address: 0xFFF80040 (0), 0xFFFD0040 (1)

Access: Read-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	DMADONE	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
_	-	CSRCV	SDIOWAIT	_	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
_	_	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

#### CMDRDY: Command Ready

0: A command is in progress.

1: The last command has been sent. Cleared when writing in the HSMCI\_CMDR.

## RXRDY: Receiver Ready

0: Data has not yet been received since the last read of HSMCI\_RDR.

1: Data has been received since the last read of HSMCI\_RDR.

#### TXRDY: Transmit Ready

0: The last data written in HSMCI\_TDR has not yet been transferred in the Shift Register.

1: The last data written in HSMCI\_TDR has been transferred in the Shift Register.

#### BLKE: Data Block Ended

This flag must be used only for Write Operations.

0: A data block transfer is not yet finished. Cleared when reading the HSMCI\_SR.

1: A data block transfer has ended, including the CRC16 Status transmission.

the flag is set for each transmitted CRC Status.

Refer to the MMC or SD Specification for more details concerning the CRC Status.

#### DTIP: Data Transfer in Progress

0: No data transfer in progress.

1: The current data transfer is still in progress, including CRC16 calculation. Cleared at the end of the CRC16 calculation.

## NOTBUSY: HSMCI Not Busy

This flag must be used only for Write Operations.

A block write operation uses a simple busy signalling of the write operation duration on the data (DAT0) line: during a data transfer block, if the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line (DAT0) to LOW. The card stops pulling down the data line as soon as at least one receive buffer for the defined data transfer block length becomes free.



The NOTBUSY flag allows to deal with these different states.

- 0: The HSMCI is not ready for new data transfer. Cleared at the end of the card response.
- 1: The HSMCI is ready for new data transfer. Set when the busy state on the data line has ended. This corresponds to a free internal data receive buffer of the card.

Refer to the MMC or SD Specification for more details concerning the busy behavior.

For all the read operations, the NOTBUSY flag is cleared at the end of the host command.

For the Infinite Read Multiple Blocks, the NOTBUSY flag is set at the end of the STOP\_TRANSMISSION host command (CMD12).

For the Single Block Reads, the NOTBUSY flag is set at the end of the data read block.

For the Multiple Block Reads with pre-defined block count, the NOTBUSY flag is set at the end of the last received data block.

#### SDIOIRQA: SDIO Interrupt for Slot A

0: No interrupt detected on SDIO Slot A.

1: An SDIO Interrupt on Slot A occurred. Cleared when reading the HSMCI SR.

## • SDIOWAIT: SDIO Read Wait Operation Status

- 0: Normal Bus operation.
- 1: The data bus has entered IO wait state.

#### CSRCV: CE-ATA Completion Signal Received

- 0: No completion signal received since last status read operation.
- 1: The device has issued a command completion signal on the command line. Cleared by reading in the HSMCI\_SR.

#### • RINDE: Response Index Error

- 0: No error.
- 1: A mismatch is detected between the command index sent and the response index received. Cleared when writing in the HSMCI\_CMDR.

#### • RDIRE: Response Direction Error

- 0: No error.
- 1: The direction bit from card to host in the response has not been detected.

## • RCRCE: Response CRC Error

- 0: No error.
- 1: A CRC7 error has been detected in the response. Cleared when writing in the HSMCI\_CMDR.

#### • RENDE: Response End Bit Error

- 0: No error.
- 1: The end bit of the response has not been detected. Cleared when writing in the HSMCI\_CMDR.

### • RTOE: Response Time-out Error

- 0: No error.
- 1: The response time-out set by MAXLAT in the HSMCI\_CMDR has been exceeded. Cleared when writing in the HSMCI\_CMDR.



#### • DCRCE: Data CRC Error

0: No error.

1: A CRC16 error has been detected in the last data block. Cleared by reading in the HSMCI\_SR.

#### • DTOE: Data Time-out Error

0: No error.

1: The data time-out set by DTOCYC and DTOMUL in HSMCI\_DTOR has been exceeded. Cleared by reading in the HSMCI\_SR.

### CSTOE: Completion Signal Time-out Error

0: No error.

1: The completion signal time-out set by CSTOCYC and CSTOMUL in HSMCI\_CSTOR has been exceeded. Cleared by reading in the HSMCI\_SR. Cleared by reading in the HSMCI\_SR.

#### BLKOVRE: DMA Block Overrun Error

0: No error.

1: A new block of data is received and the DMA controller has not started to move the current pending block, a block overrun is raised. Cleared by reading in the HSMCI\_SR.

#### • DMADONE: DMA Transfer done

0: DMA buffer transfer has not completed since the last read of HSMCI\_SR.

1: DMA buffer transfer has completed.

#### FIFOEMPTY: FIFO empty flag

0: FIFO contains at least one byte.

1: FIFO is empty.

### • XFRDONE: Transfer Done flag

0: A transfer is in progress.

1: Command register is ready to operate and the data bus is in the idle state.

#### ACKRCV: Boot Operation Acknowledge Received

0: No Boot acknowledge received since the last read of the status register.

1: A Boot acknowledge signal has been received. Cleared by reading the HSMCI\_SR.

#### ACKRCVE: Boot Operation Acknowledge Error

0: No error

1: Corrupted Boot Acknowledge signal received.

### • OVRE: Overrun

0: No error.

1: At least one 8-bit received data has been lost (not read). Cleared when sending a new data transfer command.

When FERRCTRL in HSMCI\_CFG is set to 1, OVRE becomes reset after read.



# • UNRE: Underrun

0: No error.

1: At least one 8-bit data has been sent without valid information (not written). Cleared when sending a new data transfer command or when setting FERRCTRL in HSMCI\_CFG to 1.

When FERRCTRL in HSMCI\_CFG is set to 1, UNRE becomes reset after read.



# 35.14.13 HSMCI Interrupt Enable Register

Name: HSMCI\_IER

**Address:** 0xFFF80044 (0), 0xFFFD0044 (1)

Access: Write-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	DMADONE	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
_	_	CSRCV	SDIOWAIT	-	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
_	_	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

CMDRDY: Command Ready Interrupt Enable

RXRDY: Receiver Ready Interrupt Enable

• TXRDY: Transmit Ready Interrupt Enable

BLKE: Data Block Ended Interrupt Enable

DTIP: Data Transfer in Progress Interrupt Enable

NOTBUSY: Data Not Busy Interrupt Enable

SDIOIRQA: SDIO Interrupt for Slot A Interrupt Enable

SDIOWAIT: SDIO Read Wait Operation Status Interrupt Enable

CSRCV: Completion Signal Received Interrupt Enable

• RINDE: Response Index Error Interrupt Enable

• RDIRE: Response Direction Error Interrupt Enable

RCRCE: Response CRC Error Interrupt Enable

RENDE: Response End Bit Error Interrupt Enable

RTOE: Response Time-out Error Interrupt Enable

• DCRCE: Data CRC Error Interrupt Enable

DTOE: Data Time-out Error Interrupt Enable

CSTOE: Completion Signal Timeout Error Interrupt Enable

BLKOVRE: DMA Block Overrun Error Interrupt Enable

• DMADONE: DMA Transfer completed Interrupt Enable



- FIFOEMPTY: FIFO empty Interrupt enable
- XFRDONE: Transfer Done Interrupt enable
- ACKRCV: Boot Acknowledge Interrupt Enable
- ACKRCVE: Boot Acknowledge Error Interrupt Enable
- OVRE: Overrun Interrupt Enable
- UNRE: Underrun Interrupt Enable
- 0: No effect.
- 1: Enables the corresponding interrupt.



# 35.14.14 HSMCI Interrupt Disable Register

Name: HSMCI\_IDR

**Address:** 0xFFF80048 (0), 0xFFFD0048 (1)

Access: Write-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	DMADONE	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
_	_	CSRCV	SDIOWAIT	-	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
_	_	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

- CMDRDY: Command Ready Interrupt Disable
- RXRDY: Receiver Ready Interrupt Disable
- TXRDY: Transmit Ready Interrupt Disable
- BLKE: Data Block Ended Interrupt Disable
- DTIP: Data Transfer in Progress Interrupt Disable
- NOTBUSY: Data Not Busy Interrupt Disable
- SDIOIRQA: SDIO Interrupt for Slot A Interrupt Disable
- SDIOWAIT: SDIO Read Wait Operation Status Interrupt Disable
- CSRCV: Completion Signal received interrupt Disable
- RINDE: Response Index Error Interrupt Disable
- RDIRE: Response Direction Error Interrupt Disable
- RCRCE: Response CRC Error Interrupt Disable
- RENDE: Response End Bit Error Interrupt Disable
- RTOE: Response Time-out Error Interrupt Disable
- DCRCE: Data CRC Error Interrupt Disable
- DTOE: Data Time-out Error Interrupt Disable
- CSTOE: Completion Signal Time out Error Interrupt Disable
- BLKOVRE: DMA Block Overrun Error Interrupt Disable
- DMADONE: DMA Transfer completed Interrupt Disable



- FIFOEMPTY: FIFO empty Interrupt Disable
- XFRDONE: Transfer Done Interrupt Disable
- ACKRCV: Boot Acknowledge Interrupt Disable
- ACKRCVE: Boot Acknowledge Error Interrupt Disable
- OVRE: Overrun Interrupt Disable
- UNRE: Underrun Interrupt Disable
- 0: No effect.
- 1: Disables the corresponding interrupt.



# 35.14.15 HSMCI Interrupt Mask Register

Name: HSMCI\_IMR

Address: 0xFFF8004C (0), 0xFFFD004C (1)

Access: Read-only

31	30	29	28	27	26	25	24
UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY	DMADONE	BLKOVRE
23	22	21	20	19	18	17	16
CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
15	14	13	12	11	10	9	8
_	_	CSRCV	SDIOWAIT	-	_	_	SDIOIRQA
7	6	5	4	3	2	1	0
_	_	NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY

• CMDRDY: Command Ready Interrupt Mask

RXRDY: Receiver Ready Interrupt Mask

• TXRDY: Transmit Ready Interrupt Mask

BLKE: Data Block Ended Interrupt Mask

DTIP: Data Transfer in Progress Interrupt Mask

NOTBUSY: Data Not Busy Interrupt Mask

SDIOIRQA: SDIO Interrupt for Slot A Interrupt Mask

SDIOWAIT: SDIO Read Wait Operation Status Interrupt Mask

CSRCV: Completion Signal Received Interrupt Mask

• RINDE: Response Index Error Interrupt Mask

• RDIRE: Response Direction Error Interrupt Mask

RCRCE: Response CRC Error Interrupt Mask

• RENDE: Response End Bit Error Interrupt Mask

RTOE: Response Time-out Error Interrupt Mask

DCRCE: Data CRC Error Interrupt Mask

DTOE: Data Time-out Error Interrupt Mask

• CSTOE: Completion Signal Time-out Error Interrupt Mask

BLKOVRE: DMA Block Overrun Error Interrupt Mask

DMADONE: DMA Transfer Completed Interrupt Mask



- FIFOEMPTY: FIFO Empty Interrupt Mask
- XFRDONE: Transfer Done Interrupt Mask
- ACKRCV: Boot Operation Acknowledge Received Interrupt Mask
- ACKRCVE: Boot Operation Acknowledge Error Interrupt Mask
- OVRE: Overrun Interrupt Mask
- UNRE: Underrun Interrupt Mask
- 0: The corresponding interrupt is not enabled.
- 1: The corresponding interrupt is enabled.



# 35.14.16 HSMCI DMA Configuration Register

Name: HSMCI\_DMA

**Address:** 0xFFF80050 (0), 0xFFFD0050 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
		_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	ROPT	_	_	_	DMAEN
7	6	5	4	3	2	1	0
_	-	CHKSIZE		_	_	OFFSET	

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

#### OFFSET: DMA Write Buffer Offset

This field indicates the number of discarded bytes when the DMA writes the first word of the transfer.

#### CHKSIZE: DMA Channel Read and Write Chunk Size

The CHKSIZE field indicates the number of data available when the DMA chunk transfer request is asserted.

Value	Name	Description
00	1	1 data available
01	4	4 data available
10	8	8 data available
11	16	16 data available

#### DMAEN: DMA Hardware Handshaking Enable

0: DMA interface is disabled.

1: DMA Interface is enabled.

Note: To avoid unpredictable behavior, DMA hardware handshaking must be disabled when CPU transfers are performed.

### ROPT: Read Optimization with padding

0: BLKLEN bytes are moved from the Memory Card to the system memory, two DMA descriptors are used when the transfer size is not a multiple of 4.

1: Ceiling(BLKLEN/4) \* 4 bytes are moved from the Memory Card to the system memory, only one DMA descriptor is used.



## 35.14.17 HSMCI Configuration Register

Name: HSMCI\_CFG

**Address:** 0xFFF80054 (0), 0xFFFD0054 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
		_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	1			-	-	_
15	14	13	12	11	10	9	8
_	_	-	LSYNC	LSYNC -		-	HSMODE
7	6	5	4	3	2	1	0
_	_	_	FERRCTRL	_	-	_	FIFOMODE

This register can only be written if the WPEN bit is cleared in "HSMCI Write Protect Mode Register" on page 819.

#### • FIFOMODE: HSMCI Internal FIFO control mode

0: A write transfer starts when a sufficient amount of data is written into the FIFO.

When the block length is greater than or equal to 3/4 of the HSMCI internal FIFO size, then the write transfer starts as soon as half the FIFO is filled. When the block length is greater than or equal to half the internal FIFO size, then the write transfer starts as soon as one quarter of the FIFO is filled. In other cases, the transfer starts as soon as the total amount of data is written in the internal FIFO.

1: A write transfer starts as soon as one data is written into the FIFO.

## FERRCTRL: Flow Error flag reset control mode

0: When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag.

1: When an underflow/overflow condition flag is set, a read status resets the flag.

#### • HSMODE: High Speed Mode

0: Default bus timing mode.

1: If set to one, the host controller outputs command line and data lines on the rising edge of the card clock. The Host driver shall check the high speed support in the card registers.

#### LSYNC: Synchronize on the last block

0: The pending command is sent at the end of the current data block.

1: The pending command is sent at the end of the block transfer when the transfer length is not infinite. (block count shall be different from zero)



# 35.14.18 HSMCI Write Protect Mode Register

Name: HSMCI\_WPMR

**Address:** 0xFFF800E4 (0), 0xFFFD00E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24				
	WP_KEY (0x4D => "M")										
23	22	21	20	19	18	17	16				
			WP_KEY (	0x43 => C")							
15	14	13	12	11	10	9	8				
	WP_KEY (0x49 => "I")										
7	6	5	4	3	2	1	0				
_	-	-	-	-	_	-	WP_EN				

## • WP\_EN: Write Protection Enable

0: Disables the Write Protection if WP\_KEY corresponds to 0x4D4349 ("MCI" in ASCII).

1: Enables the Write Protection if WP\_KEY corresponds to 0x4D4349 ("MCI" in ASCII).

### • WP\_KEY: Write Protection Key Password

Should be written at value 0x4D4349 (ASCII code for "MCI"). Writing any other value in this field has no effect.

#### Protects the registers:

- "HSMCI Mode Register" on page 795
- "HSMCI Data Timeout Register" on page 797
- "HSMCI SDCard/SDIO Register" on page 798
- "HSMCI Completion Signal Timeout Register" on page 803
- "HSMCI DMA Configuration Register" on page 817
- "HSMCI Configuration Register" on page 818



# 35.14.19 HSMCI Write Protect Status Register

Name: HSMCI\_WPSR

**Address:** 0xFFF800E8 (0), 0xFFFD00E8 (1)

Access: Read-only

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	-			
23	22	21	20	19	18	17	16			
	WP_VSRC									
15	14	13	12	11	10	9	8			
	WP_VSRC									
7	6	5	4	3	2	1	0			
_	_	_	-	WP_VS						

# • WP\_VS: Write Protection Violation Status

Value	Name	Description
0	NONE	No Write Protection Violation occurred since the last read of this register (WP_SR)
1	WRITE	Write Protection detected unauthorized attempt to write a control register had occurred (since the last read.)
2	RESET	Software reset had been performed while Write Protection was enabled (since the last read).
3	вотн	Both Write Protection violation and software reset with Write Protection enabled have occurred since the last read.

# • WP\_VSRC: Write Protection Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

# 35.14.20 HSMCI FIFOx Memory Aperture

Name: HSMCI\_FIFOx[x=0..255]

Access: Read/Write

31	30	29	28	27	26	25	24			
			DA	ATA						
23	22	21	20	19	18	17	16			
	DATA									
15	14	13	12	11	10	9	8			
	DATA									
7	6	5	4	3	2	1	0			
	DATA									

<sup>•</sup> DATA: Data to Read or Data to Write



# 36. USB High Speed Host Port (UHPHS)

# 36.1 Description

The USB High Speed Host Port (UHPHS) interfaces the USB with the host application. It handles Open HCI protocol (Open Host Controller Interface) as well as Enhanced HCI protocol (Enhanced Host Controller Interface).

### 36.2 Embedded Characteristics


The SAM9G46 features USB communication ports as follows:

- 2 Ports USB Host full speed OHCl and High speed EHCl
- 1 Device High speed

USB Host Port A is directly connected to the first UTMI transceiver.

The Host Port B is multiplexed with the USB device High speed and connected to the second UTMI port. The selection between Host Port B and USB device high speed is controlled by a the UDPHS enable bit located in the UDPHS CTRL register.

Figure 36-1. USB Selection



- Compliant with Enhanced HCI Rev 1.0 Specification
  - Compliant with USB V2.0 High-speed and Full-speed Specification
  - Supports Both High-speed 480 Mbps and Full-speed 12 Mbps USB devices
- Compliant with Open HCI Rev 1.0 Specification
  - Compliant with USB V2.0 Full-speed and Low-speed Specification
  - Supports Both Low-speed 1.5 Mbps and Full-speed 12 Mbps USB devices
- Root Hub Integrated with 2 Downstream USB Ports
- Shared Embedded USB Transceivers

#### 36.2.1 EHCI

The USB Host Port controller is fully compliant with the Enhanced HCI specification. The USB Host Port User Interface (registers description) can be found in the Enhanced HCI Rev 1.0 Specification available on <a href="https://www.intel.com">www.intel.com</a>. The standard EHCI USB stack driver can be easily ported to Atmel's architecture in the same way all existing class drivers run, without hardware specialization.

#### 36.2.2 OHCI

The USB Host Port integrates a root hub and transceivers on downstream ports. It provides several Full-speed half-duplex serial communication ports at a baud rate of 12 Mbit/s. Up to 127 USB devices (printer, camera, mouse, keyboard, disk, etc.) and the USB hub can be connected to the USB host in the USB "tiered star" topology.




The USB Host Port controller is fully compliant with the Open HCI specification. The USB Host Port User Interface (registers description) can be found in the Open HCI Rev 1.0 Specification available on <a href="https://www.hp.com">www.hp.com</a>. The standard OHCI USB stack driver can be easily ported to Atmel's architecture, in the same way all existing class drivers run without hardware specialization.

This means that all standard class devices are automatically detected and available to the user's application. As an example, integrating an HID (Human Interface Device) class driver provides a plug & play feature for all USB keyboards and mouses.

# 36.3 Block Diagram

Figure 36-2. Block Diagram



Access to the USB host operational registers is achieved through the AHB bus slave interface. The Open HCI host controller and Enhanced HCI host controller initialize master DMA transfers through the AHB bus master interface as follows:

- Fetches endpoint descriptors and transfer descriptors
- Access to endpoint data from system memory
- Access to the HC communication area
- Write status and retire transfer descriptor

Memory access errors (abort, misalignment) lead to an "Unrecoverable Error" indicated by the corresponding flag in the host controller operational registers.



The USB root hub is integrated in the USB host. Several USB downstream ports are available. The number of downstream ports can be determined by the software driver reading the root hub's operational registers. Device connection is automatically detected by the USB host port logic.

USB physical transceivers are integrated in the product and driven by the root hub's ports.

Over current protection on ports can be activated by the USB host controller. Atmel's standard product does not dedicate pads to external over current protection.

# 36.4 Product Dependencies

#### 36.4.1 I/O Lines

HFSDPs, HFSDMs, HHSDPs and HHSDMs are not controlled by any PIO controllers. The embedded USB High Speed physical transceivers are controlled by the USB host controller.

#### 36.5 I/O Lines

HFSDPs, HFSDMs, HHSDPs and HHSDMs are not controlled by any PIO controllers. The embedded USB High Speed physical transceivers are controlled by the USB host controller.

One transceiver is shared with USB Device (UDP) High Speed. In this case USB Host High Speed Controller uses only Port A, ie, the signals HFSDPA, HFSDMA, HHSDPA and HHSDMA.

The port B is driven by the UDP High Speed, the output signals are DFSDP, DFSDM, DHSDP and DHSDM.

The transceiver is automatically selected for Device operation once the UDP High Speed is enabled.

## 36.5.1 Power Management

The USB Host High Speed requires a 48 MHz clock for the embedded High-speed transceivers. This clock is provided by the UTMI PLL, it is UPLLCK.

To further reduce power consumption the user can stop UTMI PLL (in this case USB high-speed operations are not possible). Nevertheless, as the USB OHCI input clock PLLACK can be selected with the USBS bit in the PMC\_USB register, OHCI full-speed operation remains possible.

The High-speed transceiver returns a 30 MHz clock to the USB Host controller.

The user must program the USB OHCI Input Clock and the USBDIV divider in the PMC\_USB register to generate a 48 MHz and a 12 MHz signal with an accuracy of ± 0.25%.

Thus the USB Host peripheral receives three clocks from the Power Management Controller (PMC): the Peripheral Clock (MCK domain), the UHP48M and the UHP12M (built-in UHP48M divided by four) used by the OHCI to interface with the bus USB signals (recovered 12 MHz domain) in Full-speed operations.

For High-speed operations, the user has to perform the following:


- Enable UHP peripheral clock in PMC\_PCER
- Write PLLCOUNT field in CKGR\_UCKR
- Enable UPLL with UPLLEN bit in CKGR\_UCKR
- Wait until UTMI PLL is locked (LOCKU bit in PMC SR)
- Enable BIAS, with BIASEN bit in CKGR\_UCKR
- Select UPLLCK as Input clock of OHCI part (USBS bit in PMC\_USB register)
- Program OHCI clocks (UHP48M and UHP12M) with USBDIV field in PMC\_USB register. USBDIV must be 9 (division by 10) if UPLLCK is selected.
- Enable OHCI clocks with UHP bit in PMC SCER



For OHCI Full-speed operations only, the user has to perform the following:

- Enable UHP peripheral clock in PMC\_PCER
- Select PLLACK as Input clock of OHCI part (USBS bit in PMC\_USB register)
- Program OHCI clocks (UHP48M and UHP12M) with USBDIV field in PMC\_USB register. USBDIV value is to calculated regarding the PLLACK value and USB Full-speed accuracy.
- Enable the OHCI clocks with UHP bit in PMC\_SCER

Figure 36-3. UHP Clock trees




#### 36.5.2 Interrupt

The USB host interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling USB host interrupts requires programming the AIC before configuring the UHP HS.



# 36.6 Typical Connection

Figure 36-4. Board Schematic to Interface UHP High-speed Device Controller



Note: 1. The values shown on the 22k  $\Omega$  and 15k  $\Omega$  resistors are only valid for 3v3 supplied PIOs.

# 37. USB High Speed Device Port (UDPHS)

# 37.1 Description

The USB High Speed Device Port (UDPHS) is compliant with the Universal Serial Bus (USB), rev 2.0 High Speed device specification.

Each endpoint can be configured in one of several USB transfer types. It can be associated with one, two or three banks of a dual-port RAM used to store the current data payload. If two or three banks are used, one DPR bank is read or written by the processor, while the other is read or written by the USB device peripheral. This feature is mandatory for isochronous endpoints.

#### 37.2 Embedded Characteristics


The device features USB communication ports as follows:

- 2 Ports USB Host full speed OHCl and High speed EHCl
- 1 Device High speed

USB Host Port A is directly connected to the first UTMI transceiver.

The Host Port B is multiplexed with the USB device High speed and connected to the second UTMI port. The selection between Host Port B and USB device high speed is controlled by a the UDPHS enable bit located in the UDPHS\_CTRL register.

Figure 37-1. USB Selection



- USB V2.0 high-speed compliant, 480 Mbits per second
- Embedded USB V2.0 UTMI+ high-speed transceiver shared with UHP HS.
- Embedded 4-Kbyte dual-port RAM for endpoints
- Embedded 6 channels DMA controller
- Suspend/Resume logic
- Up to 2 or 3 banks for isochronous and bulk endpoints
- Seven endpoints:
  - Endpoint 0: 64 bytes, 1 bank mode
  - Endpoint 1 & 2: 1024 bytes, 2 banks mode, High Bandwidth, DMA
  - Endpoint 3 & 4: 1024 bytes, 3 banks mode, DMA
  - Endpoint 5 & 6: 1024 bytes, 3 banks mode, High Bandwidth, DMA



Table 37-1. UDPHS Endpoint Description

Endpoint #	Mnemonic	Nb Bank	DMA	High BandWidth	Max. Endpoint Size	Endpoint Type
0	EPT_0	1	N	N	64	Control
1	EPT_1	2	Υ	Y	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt
2	EPT_2	2	Υ	Y	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt
3	EPT_3	3	Υ	N	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt
4	EPT_4	3	Υ	N	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt
5	EPT_5	3	Y	Y	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt
6	EPT_6	3	Υ	Y	1024	Ctrl/Bulk/Iso <sup>(1)</sup> /Interrupt


Note: 1. In Isochronous Mode (Iso), it is preferable that High Band Width capability is available.

The size of internal DPRAM is 4 Kbyte.

Suspend and resume are automatically detected by the UDPHS device, which notifies the processor by raising an interrupt.

# 37.3 Block Diagram


Figure 37-2. Block Diagram





# 37.4 Typical Connection

Figure 37-3. Board Schematic



Note: 1. The values shown on the  $22k\Omega$  and  $15k\Omega$  resistors are only valid with 3V3 supplied PIOs.

# 37.5 Functional Description

## 37.5.1 USB V2.0 High Speed Device Port Introduction

The USB V2.0 High Speed Device Port provides communication services between host and attached USB devices. Each device is offered with a collection of communication flows (pipes) associated with each endpoint. Software on the host communicates with a USB Device through a set of communication flows.

# 37.5.2 USB V2.0 High Speed Transfer Types

A communication flow is carried over one of four transfer types defined by the USB device.

A device provides several logical communication pipes with the host. To each logical pipe is associated an endpoint. Transfer through a pipe belongs to one of the four transfer types:

- Control Transfers: Used to configure a device at attach time and can be used for other device-specific purposes, including control of other pipes on the device.
- Bulk Data Transfers: Generated or consumed in relatively large burst quantities and have wide dynamic latitude in transmission constraints.
- Interrupt Data Transfers: Used for timely but reliable delivery of data, for example, characters or coordinates with human-perceptible echo or feedback response characteristics.
- Isochronous Data Transfers: Occupy a prenegotiated amount of USB bandwidth with a prenegotiated delivery latency. (Also called streaming real time transfers.)

As indicated below, transfers are sequential events carried out on the USB bus.

Endpoints must be configured according to the transfer type they handle.

Table 37-2. USB Communication Flow

Transfer	Direction	Bandwidth	Endpoint Size	Error Detection	Retrying
Control	Bidirectional	Not guaranteed	8,16,32,64	Yes	Automatic
Isochronous	Unidirectional	Guaranteed	8–1024	Yes	No
Interrupt	Unidirectional	Not guaranteed	8–1024	Yes	Yes
Bulk	Unidirectional	Not guaranteed	8–512	Yes	Yes



## 37.5.3 USB Transfer Event Definitions

A transfer is composed of one or several transactions.

Table 37-3. USB Transfer Events

Transf	er			
Direction	Туре	Transaction		
		Setup transaction $\rightarrow$ Data IN transactions $\rightarrow$ Status OUT transaction		
CONTROL (bidirectional)	Control <sup>(1)</sup>	Setup transaction $\rightarrow$ Data OUT transactions $\rightarrow$ Status IN transaction		
		Setup transaction $\rightarrow$ Status IN transaction		
	Bulk IN			
IN (device toward host)	Interrupt IN	Data IN transaction → Data IN transaction		
	Isochronous IN <sup>(2)</sup>			
	Bulk OUT			
OUT (host toward device)	Interrupt OUT	Data OUT transaction $ ightarrow$ Data OUT transaction		
	Isochronous OUT (2)			

Notes: 1. Control transfer must use endpoints with one bank and can be aborted using a stall handshake.

2. Isochronous transfers must use endpoints configured with two or three banks.

An endpoint handles all transactions related to the type of transfer for which it has been configured.


# 37.5.4 USB V2.0 High Speed BUS Transactions

Each transfer results in one or more transactions over the USB bus.

There are five kinds of transactions flowing across the bus in packets:

- 1. Setup Transaction
- 2. Data IN Transaction
- 3. Data OUT Transaction
- 4. Status IN Transaction
- 5. Status OUT Transaction

Figure 37-4. Control Read and Write Sequences



A status IN or OUT transaction is identical to a data IN or OUT transaction.

### 37.5.5 Endpoint Configuration

The endpoint 0 is always a control endpoint, it must be programmed and active in order to be enabled when the End Of Reset interrupt occurs.

To configure the endpoints:

- Fill the configuration register (UDPHS\_EPTCFG) with the endpoint size, direction (IN or OUT), type (CTRL, Bulk, IT, ISO) and the number of banks.
- Fill the number of transactions (NB\_TRANS) for isochronous endpoints.

Note: For control endpoints the direction has no effect.

- Verify that the EPT\_MAPD flag is set. This flag is set if the endpoint size and the number of banks are correct compared to the FIFO maximum capacity and the maximum number of allowed banks.
- Configure control flags of the endpoint and enable it in UDPHS\_EPTCTLENBx according to "UDPHS Endpoint Control Register" on page 872.

Control endpoints can generate interrupts and use only 1 bank.

All endpoints (except endpoint 0) can be configured either as Bulk, Interrupt or Isochronous. See Table 37-1. UDPHS Endpoint Description.

The maximum packet size they can accept corresponds to the maximum endpoint size.

Note: The endpoint size of 1024 is reserved for isochronous endpoints.



The size of the DPRAM is 4 Kbyte. The DPR is shared by all active endpoints. The memory size required by the active endpoints must not exceed the size of the DPRAM.

SIZE DPRAM = SIZE EPT0


- + NB\_BANK\_EPT1 x SIZE\_EPT1
- + NB\_BANK\_EPT2 x SIZE\_EPT2
- + NB\_BANK\_EPT3 x SIZE\_EPT3
- + NB\_BANK\_EPT4 x SIZE\_EPT4
- + NB\_BANK\_EPT5 x SIZE\_EPT5
- + NB BANK EPT6 x SIZE EPT6
- +... (refer to Section 37.6.8 "UDPHS Endpoint Configuration Register")

If a user tries to configure endpoints with a size the sum of which is greater than the DPRAM, then the EPT\_MAPD is not set.

The application has access to the physical block of DPR reserved for the endpoint through a 64 Kbyte logical address space.

The physical block of DPR allocated for the endpoint is remapped all along the 64 Kbyte logical address space. The application can write a 64 Kbyte buffer linearly.

Figure 37-5. Logical Address Space for DPR Access



Configuration examples of UDPHS\_EPTCTLx (UDPHS Endpoint Control Register) for Bulk IN endpoint type follow below.

- With DMA
  - AUTO\_VALID: Automatically validate the packet and switch to the next bank.
  - EPT\_ENABL: Enable endpoint.
- Without DMA:
  - TX\_BK\_RDY: An interrupt is generated after each transmission.
  - EPT\_ENABL: Enable endpoint.

Configuration examples of Bulk OUT endpoint type follow below.

- With DMA
  - AUTO\_VALID: Automatically validate the packet and switch to the next bank.
  - EPT\_ENABL: Enable endpoint.
- Without DMA
  - RX\_BK\_RDY: An interrupt is sent after a new packet has been stored in the endpoint FIFO.
  - EPT\_ENABL: Enable endpoint.

#### 37.5.6 Transfer With DMA

USB packets of any length may be transferred when required by the UDPHS Device. These transfers always feature sequential addressing.

Packet data AHB bursts may be locked on a DMA buffer basis for drastic overall AHB bus bandwidth performance boost with paged memories. These clock-cycle consuming memory row (or bank) changes will then likely not occur, or occur only once instead of dozens times, during a single big USB packet DMA transfer in case another AHB master addresses the memory. This means up to 128-word single-cycle unbroken AHB bursts for Bulk endpoints and 256-word single-cycle unbroken bursts for isochronous endpoints. This maximum burst length is then controlled by the lowest programmed USB endpoint size (EPT\_SIZE bit in the UDPHS\_EPTCFGx register) and DMA Size (BUFF\_LENGTH bit in the UDPHS\_DMACONTROLx register).


The USB 2.0 device average throughput may be up to nearly 60 MBytes. Its internal slave average access latency decreases as burst length increases due to the 0 wait-state side effect of unchanged endpoints. If at least 0 wait-state word burst capability is also provided by the external DMA AHB bus slaves, each of both DMA AHB busses need less than 50% bandwidth allocation for full USB 2.0 bandwidth usage at 30 MHz, and less than 25% at 60 MHz.

The UDPHS DMA Channel Transfer Descriptor is described in "UDPHS DMA Channel Transfer Descriptor" on page 882.

Note: In case of debug, be careful to address the DMA to an SRAM address even if a remap is done.



Figure 37-6. Example of DMA Chained List:



## 37.5.7 Transfer Without DMA

**IMPORTANT:** If the DMA is not to be used, it is necessary that it be disabled because otherwise it can be enabled by previous versions of software **without warning**. If this should occur, the DMA can process data before an interrupt without knowledge of the user.

The recommended means to disable DMA is as follows:

```
// Reset IP UDPHS
    AT91C_BASE_UDPHS->UDPHS_CTRL &= ~AT91C_UDPHS_EN_UDPHS;
    AT91C_BASE_UDPHS->UDPHS_CTRL |= AT91C_UDPHS_EN_UDPHS;
// With OR without DMA !!!
    for( i=1; i<=((AT91C_BASE_UDPHS->UDPHS_IPFEATURES &
AT91C UDPHS DMA CHANNEL NBR)>>4); i++ ) {
// RESET endpoint canal DMA:
        // DMA stop channel command
        AT91C_BASE_UDPHS->UDPHS_DMA[i].UDPHS_DMACONTROL = 0; // STOP
command
// Disable endpoint
        AT91C BASE UDPHS->UDPHS EPT[i].UDPHS EPTCTLDIS |= 0XFFFFFFF;
// Reset endpoint config
        AT91C_BASE_UDPHS->UDPHS_EPT[i].UDPHS_EPTCTLCFG = 0;
// Reset DMA channel (Buff count and Control field)
        AT91C BASE UDPHS->UDPHS DMA[i].UDPHS DMACONTROL = 0x02; // NON
STOP command
// Reset DMA channel 0 (STOP)
        AT91C BASE UDPHS->UDPHS DMA[i].UDPHS DMACONTROL = 0; // STOP
command
// Clear DMA channel status (read the register for clear it)
        AT91C BASE UDPHS->UDPHS DMA[i].UDPHS DMASTATUS =
AT91C_BASE_UDPHS->UDPHS_DMA[i].UDPHS_DMASTATUS;
}
```

# 37.5.8 Handling Transactions with USB V2.0 Device Peripheral

### 37.5.8.1 Setup Transaction

The setup packet is valid in the DPR while RX\_SETUP is set. Once RX\_SETUP is cleared by the application, the UDPHS accepts the next packets sent over the device endpoint.

When a valid setup packet is accepted by the UDPHS:

- the UDPHS device automatically acknowledges the setup packet (sends an ACK response)
- payload data is written in the endpoint
- sets the RX SETUP interrupt
- the BYTE\_COUNT field in the UDPHS\_EPTSTAx register is updated

An endpoint interrupt is generated while RX\_SETUP in the UDPHS\_EPTSTAx register is not cleared. This interrupt is carried out to the microcontroller if interrupts are enabled for this endpoint.

Thus, firmware must detect RX\_SETUP polling UDPHS\_EPTSTAx or catching an interrupt, read the setup packet in the FIFO, then clear the RX\_SETUP bit in the UDPHS\_EPTCLRSTA register to acknowledge the setup stage.

If STALL\_SNT was set to 1, then this bit is automatically reset when a setup token is detected by the device. Then, the device still accepts the setup stage. (See Section 37.5.8.5 "STALL" on page 847).

#### 37.5.8.2 NYET


NYET is a High Speed only handshake. It is returned by a High Speed endpoint as part of the PING protocol.

High Speed devices must support an improved NAK mechanism for Bulk OUT and control endpoints (except setup stage). This mechanism allows the device to tell the host whether it has sufficient endpoint space for the next OUT transfer (see USB 2.0 spec 8.5.1 NAK Limiting via Ping Flow Control).

The NYET/ACK response to a High Speed Bulk OUT transfer and the PING response are automatically handled by hardware in the UDPHS\_EPTCTLx register (except when the user wants to force a NAK response by using the NYET\_DIS bit).

If the endpoint responds instead to the OUT/DATA transaction with an NYET handshake, this means that the endpoint accepted the data but does not have room for another data payload. The host controller must return to using a PING token until the endpoint indicates it has space available.

Figure 37-7. NYET Example with Two Endpoint Banks





### 37.5.8.3 Data IN

#### **Bulk IN or Interrupt IN**

Data IN packets are sent by the device during the data or the status stage of a control transfer or during an (interrupt/bulk/isochronous) IN transfer. Data buffers are sent packet by packet under the control of the application or under the control of the DMA channel.

There are three ways for an application to transfer a buffer in several packets over the USB:

- packet by packet (see below)
- 64 Kbyte (see below)
- DMA (see below)

### Bulk IN or Interrupt IN: Sending a Packet Under Application Control (Device to Host)

The application can write one or several banks.

A simple algorithm can be used by the application to send packets regardless of the number of banks associated to the endpoint.

Algorithm Description for Each Packet:

- The application waits for TX\_PK\_RDY flag to be cleared in the UDPHS\_EPTSTAx register before it can perform a write access to the DPR.
- The application writes one USB packet of data in the DPR through the 64 Kbyte endpoint logical memory window.
- The application sets TX\_PK\_RDY flag in the UDPHS\_EPTSETSTAx register.

The application is notified that it is possible to write a new packet to the DPR by the TX\_PK\_RDY interrupt. This interrupt can be enabled or masked by setting the TX\_PK\_RDY bit in the UDPHS\_EPTCTLENB/UDPHS\_EPTCTLDIS register.

Algorithm Description to Fill Several Packets:

Using the previous algorithm, the application is interrupted for each packet. It is possible to reduce the application overhead by writing linearly several banks at the same time. The AUTO\_VALID bit in the UDPHS\_EPTCTLx must be set by writing the AUTO\_VALID bit in the UDPHS\_EPTCTLENBx register.

The auto-valid-bank mechanism allows the transfer of data (IN and OUT) without the intervention of the CPU. This means that bank validation (set TX\_PK\_RDY or clear the RX\_BK\_RDY bit) is done by hardware.

- The application checks the BUSY\_BANK\_STA field in the UDPHS\_EPTSTAx register. The application must wait that at least one bank is free.
- The application writes a number of bytes inferior to the number of free DPR banks for the endpoint. Each
  time the application writes the last byte of a bank, the TX\_PK\_RDY signal is automatically set by the
  UDPHS.
- If the last packet is incomplete (i.e., the last byte of the bank has not been written) the application must set the TX\_PK\_RDY bit in the UDPHS\_EPTSETSTAx register.

The application is notified that all banks are free, so that it is possible to write another burst of packets by the BUSY\_BANK interrupt. This interrupt can be enabled or masked by setting the BUSY\_BANK flag in the UDPHS\_EPTCTLENB and UDPHS\_EPTCTLDIS registers.

This algorithm must not be used for isochronous transfer. In this case, the ping-pong mechanism does not operate.

A Zero Length Packet can be sent by setting just the TX\_PKTRDY flag in the UDPHS\_EPTSETSTAx register.



### **Bulk IN or Interrupt IN: Sending a Buffer Using DMA (Device to Host)**

The UDPHS integrates a DMA host controller. This DMA controller can be used to transfer a buffer from the memory to the DPR or from the DPR to the processor memory under the UDPHS control. The DMA can be used for all transfer types except control transfer.

Example DMA configuration:

- 1. Program UDPHS\_DMAADDRESS x with the address of the buffer that should be transferred.
- 2. Enable the interrupt of the DMA in UDPHS\_IEN
- 3. Program UDPHS\_ DMACONTROLx:
  - Size of buffer to send: size of the buffer to be sent to the host.
  - END\_B\_EN: The endpoint can validate the packet (according to the values programmed in the AUTO\_VALID and SHRT\_PCKT fields of UDPHS\_EPTCTLx.) (See "UDPHS Endpoint Control Register" on page 872 and Figure 37-12. Autovalid with DMA)
  - END\_BUFFIT: generate an interrupt when the BUFF\_COUNT in UDPHS\_DMASTATUSx reaches 0.
  - CHANN\_ENB: Run and stop at end of buffer

The auto-valid-bank mechanism allows the transfer of data (IN & OUT) without the intervention of the CPU. This means that bank validation (set TX\_PK\_RDY or clear the RX\_BK\_RDY bit) is done by hardware.

A transfer descriptor can be used. Instead of programming the register directly, a descriptor should be programmed and the address of this descriptor is then given to UDPHS\_DMANXTDSC to be processed after setting the LDNXT\_DSC field (Load Next Descriptor Now) in UDPHS\_DMACONTROLx register.

The structure that defines this transfer descriptor must be aligned.

Each buffer to be transferred must be described by a DMA Transfer descriptor (see "UDPHS DMA Channel Transfer Descriptor" on page 882). Transfer descriptors are chained. Before executing transfer of the buffer, the UDPHS may fetch a new transfer descriptor from the memory address pointed by the UDPHS\_DMANXTDSCx register. Once the transfer is complete, the transfer status is updated in the UDPHS\_DMASTATUSx register.

To chain a new transfer descriptor with the current DMA transfer, the DMA channel must be stopped. To do so, INTDIS\_DMA and TX\_BK\_RDY may be set in the UDPHS\_EPTCTLENBx register. It is also possible for the application to wait for the completion of all transfers. In this case the LDNXT\_DSC field in the last transfer descriptor UDPHS\_DMACONTROLx register must be set to 0 and CHANN\_ENB set to 1.

Then the application can chain a new transfer descriptor.

The INTDIS\_DMA can be used to stop the current DMA transfer if an enabled interrupt is triggered. This can be used to stop DMA transfers in case of errors.

The application can be notified at the end of any buffer transfer (ENB\_BUFFIT bit in the UDPHS\_DMACONTROLx register).



Figure 37-8. Data IN Transfer for Endpoint with One Bank




Figure 37-9. Data IN Transfer for Endpoint with Two Banks






Figure 37-10. Data IN Followed By Status OUT Transfer at the End of a Control Transfer



Note: A NAK handshake is always generated at the first status stage token.


Figure 37-11. Data OUT Followed by Status IN Transfer



Note: Before proceeding to the status stage, the software should determine that there is no risk of extra data from the host (data stage). If not certain (non-predictable data stage length), then the software should wait for a NAK-IN interrupt before proceeding to the status stage. This precaution should be taken to avoid collision in the FIFO.



Figure 37-12. Autovalid with DMA



Note: In the illustration above Autovalid validates a bank as full, although this might not be the case, in order to continue processing data and to send to DMA.

### **Isochronous IN**

Isochronous-IN is used to transmit a stream of data whose timing is implied by the delivery rate. Isochronous transfer provides periodic, continuous communication between host and device.

It guarantees bandwidth and low latencies appropriate for telephony, audio, video, etc.

If the endpoint is not available (TX\_PK\_RDY = 0), then the device does not answer to the host. An ERR\_FL\_ISO interrupt is generated in the UDPHS\_EPTSTAx register and once enabled, then sent to the CPU.

The STALL\_SNT command bit is not used for an ISO-IN endpoint.

# High Bandwidth Isochronous Endpoint Handling: IN Example

For high bandwidth isochronous endpoints, the DMA can be programmed with the number of transactions (BUFF\_LENGTH field in UDPHS\_DMACONTROLx) and the system should provide the required number of packets per microframe, otherwise, the host will notice a sequencing problem.



A response should be made to the first token IN recognized inside a microframe under the following conditions:

- If at least one bank has been validated, the correct DATAx corresponding to the programmed Number Of Transactions per Microframe (NB\_TRANS) should be answered. In case of a subsequent missed or corrupted token IN inside the microframe, the USB 2.0 Core available data bank(s) that should normally have been transmitted during that microframe shall be flushed at its end. If this flush occurs, an error condition is flagged (ERR\_FLUSH is set in UDPHS\_EPTSTAx).
- If no bank is validated yet, the default DATA0 ZLP is answered and underflow is flagged (ERR\_FL\_ISO is set in UDPHS\_EPTSTAx). Then, no data bank is flushed at microframe end.
- If no data bank has been validated at the time when a response should be made for the second transaction of NB\_TRANS = 3 transactions microframe, a DATA1 ZLP is answered and underflow is flagged (ERR\_FL\_ISO is set in UDPHS\_EPTSTAx). If and only if remaining untransmitted banks for that microframe are available at its end, they are flushed and an error condition is flagged (ERR\_FLUSH is set in UDPHS\_EPTSTAx).
- If no data bank has been validated at the time when a response should be made for the last programmed transaction of a microframe, a DATA0 ZLP is answered and underflow is flagged (ERR\_FL\_ISO is set in UDPHS\_EPTSTAx). If and only if the remaining untransmitted data bank for that microframe is available at its end, it is flushed and an error condition is flagged (ERR\_FLUSH is set in UDPHS\_EPTSTAx).
- If at the end of a microframe no valid token IN has been recognized, no data bank is flushed and no error condition is reported.

At the end of a microframe in which at least one data bank has been transmitted, if less than NB\_TRANS banks have been validated for that microframe, an error condition is flagged (ERR\_TRANS is set in UDPHS\_EPTSTAX). Cases of Error (in UDPHS\_EPTSTAX)

- ERR\_FL\_ISO: There was no data to transmit inside a microframe, so a ZLP is answered by default.
- ERR\_FLUSH: At least one packet has been sent inside the microframe, but the number of token IN received
  is lesser than the number of transactions actually validated (TX\_BK\_RDY) and likewise with the NB\_TRANS
  programmed.
- ERR\_TRANS: At least one packet has been sent inside the microframe, but the number of token IN received
  is lesser than the number of programmed NB\_TRANS transactions and the packets not requested were not
  validated.
- ERR\_FL\_ISO + ERR\_FLUSH: At least one packet has been sent inside the microframe, but the data has not been validated in time to answer one of the following token IN.
- ERR\_FL\_ISO + ERR\_TRANS: At least one packet has been sent inside the microframe, but the data has
  not been validated in time to answer one of the following token IN and the data can be discarded at the
  microframe end.
- ERR\_FLUSH + ERR\_TRANS: The first token IN has been answered and it was the only one received, a
  second bank has been validated but not the third, whereas NB\_TRANS was waiting for three transactions.
- ERR\_FL\_ISO + ERR\_FLUSH + ERR\_TRANS: The first token IN has been treated, the data for the second
  Token IN was not available in time, but the second bank has been validated before the end of the
  microframe. The third bank has not been validated, but three transactions have been set in NB TRANS.

### 37.5.8.4 Data OUT

#### **Bulk OUT or Interrupt OUT**

Like data IN, data OUT packets are sent by the host during the data or the status stage of control transfer or during an interrupt/bulk/isochronous OUT transfer. Data buffers are sent packet by packet under the control of the application or under the control of the DMA channel.



### Bulk OUT or Interrupt OUT: Receiving a Packet Under Application Control (Host to Device)

Algorithm Description for Each Packet:

- The application enables an interrupt on RX\_BK\_RDY.
- When an interrupt on RX\_BK\_RDY is received, the application knows that UDPHS\_EPTSTAx register BYTE\_COUNT bytes have been received.
- The application reads the BYTE\_COUNT bytes from the endpoint.
- The application clears RX BK RDY.

Note: If the application does not know the size of the transfer, it may **not** be a good option to use AUTO\_VALID. Because if a zero-length-packet is received, the RX\_BK\_RDY is automatically cleared by the AUTO\_VALID hardware and if the endpoint interrupt is triggered, the software will not find its originating flag when reading the UDPHS\_EPTSTAx register.

### Algorithm to Fill Several Packets:

- The application enables the interrupts of BUSY\_BANK and AUTO\_VALID.
- When a BUSY\_BANK interrupt is received, the application knows that all banks available for the endpoint have been filled. Thus, the application can read all banks available.

If the application does not know the size of the receive buffer, instead of using the BUSY\_BANK interrupt, the application must use RX\_BK\_RDY.

### **Bulk OUT or Interrupt OUT: Sending a Buffer Using DMA (Host To Device)**

To use the DMA setting, the AUTO\_VALID field is mandatory.

See Bulk IN or Interrupt IN: Sending a Buffer Using DMA (Device to Host) for more information.

# DMA Configuration Example:

- 1. First program UDPHS DMAADDRESSx with the address of the buffer that should be transferred.
- 2. Enable the interrupt of the DMA in UDPHS\_IEN
- 3. Program the DMA Channelx Control Register:
  - Size of buffer to be sent.
  - END\_B\_EN: Can be used for OUT packet truncation (discarding of unbuffered packet data) at the end
    of DMA buffer
  - END\_BUFFIT: Generate an interrupt when BUFF\_COUNT in the UDPHS\_DMASTATUSx register reaches 0.
  - END\_TR\_EN: End of transfer enable, the UDPHS device can put an end to the current DMA transfer, in case of a short packet.
  - END\_TR\_IT: End of transfer interrupt enable, an interrupt is sent after the last USB packet has been transferred by the DMA, if the USB transfer ended with a short packet. (Beneficial when the receive size is unknown.)
  - CHANN ENB: Run and stop at end of buffer.

For OUT transfer, the bank will be automatically cleared by hardware when the application has read all the bytes in the bank (the bank is empty).

Note: When a zero-length-packet is received, RX\_BK\_RDY bit in UDPHS\_EPTSTAx is cleared automatically by AUTO\_VALID, and the application knows of the end of buffer by the presence of the END\_TR\_IT.

Note: If the host sends a zero-length packet, and the endpoint is free, then the device sends an ACK. No data is written in the endpoint, the RX\_BY\_RDY interrupt is generated, and the BYTE\_COUNT field in UDPHS\_EPTSTAx is null.



Figure 37-13. Data OUT Transfer for Endpoint with One Bank






Figure 37-14. Data OUT Transfer for an Endpoint with Two Banks





### **High Bandwidth Isochronous Endpoint OUT**

Figure 37-15. Bank Management, Example of Three Transactions per Microframe



USB 2.0 supports individual High Speed isochronous endpoints that require data rates up to 192 Mb/s (24 MB/s): 3x1024 data bytes per microframe.

To support such a rate, two or three banks may be used to buffer the three consecutive data packets. The microcontroller (or the DMA) should be able to empty the banks very rapidly (at least 24 MB/s on average).

NB\_TRANS field in UDPHS\_EPTCFGx register = Number Of Transactions per Microframe.

If NB\_TRANS > 1 then it is High Bandwidth.

#### Example:

- If NB\_TRANS = 3, the sequence should be either
  - MData0
  - MData0/Data1
  - MData0/Data1/Data2
- If NB\_TRANS = 2, the sequence should be either
  - MData0
  - MData0/Data1
- If NB\_TRANS = 1, the sequence should be
  - Data0

### **Isochronous Endpoint Handling: OUT Example**

The user can ascertain the bank status (free or busy), and the toggle sequencing of the data packet for each bank with the UDPHS\_EPTSTAx register in the three bit fields as follows:

- TOGGLESQ STA: PID of the data stored in the current bank
- CURRENT BANK: Number of the bank currently being accessed by the microcontroller.
- BUSY BANK STA: Number of busy bank

This is particularly useful in case of a missing data packet.

If the inter-packet delay between the OUT token and the Data is greater than the USB standard, then the ISO-OUT transaction is ignored. (Payload data is not written, no interrupt is generated to the CPU.)

If there is a data CRC (Cyclic Redundancy Check) error, the payload is, none the less, written in the endpoint. The ERR\_CRISO flag is set in UDPHS\_EPTSTAx register.

If the endpoint is already full, the packet is not written in the DPRAM. The ERR\_FL\_ISO flag is set in UDPHS EPTSTAx.

If the payload data is greater than the maximum size of the endpoint, then the ERR\_OVFLW flag is set. It is the task of the CPU to manage this error. The data packet is written in the endpoint (except the extra data).



If the host sends a Zero Length Packet, and the endpoint is free, no data is written in the endpoint, the RX\_BK\_RDY flag is set, and the BYTE\_COUNT field in UDPHS\_EPTSTAx register is null.

The FRCESTALL command bit is unused for an isochonous endpoint.

Otherwise, payload data is written in the endpoint, the RX\_BK\_RDY interrupt is generated and the BYTE\_COUNT in UDPHS\_EPTSTAx register is updated.

#### 37.5.8.5 STALL

STALL is returned by a function in response to an IN token or after the data phase of an OUT or in response to a PING transaction. STALL indicates that a function is unable to transmit or receive data, or that a control pipe request is not supported.

OUT

To stall an endpoint, set the FRCESTALL bit in UDPHS\_EPTSETSTAx register and after the STALL\_SNT flag has been set, set the TOGGLE\_SEG bit in the UDPHS\_EPTCLRSTAx register.

IN

Set the FRCESTALL bit in UDPHS\_EPTSETSTAx register.

Figure 37-16. Stall Handshake Data OUT Transfer





Figure 37-17. Stall Handshake Data IN Transfer



### 37.5.9 Speed Identification

The high speed reset is managed by the hardware.

At the connection, the host makes a reset which could be a classic reset (full speed) or a high speed reset.

At the end of the reset process (full or high), the ENDRESET interrupt is generated.

Then the CPU should read the SPEED bit in UDPHS\_INTSTAx to ascertain the speed mode of the device.



# 37.5.10 USB V2.0 High Speed Global Interrupt

Interrupts are defined in Section 37.6.3 "UDPHS Interrupt Enable Register" (UDPHS\_IEN) and in Section 37.6.4 "UDPHS Interrupt Status Register" (UDPHS\_INTSTA).


## 37.5.11 Endpoint Interrupts

Interrupts are enabled in UDPHS\_IEN (see Section 37.6.3 "UDPHS Interrupt Enable Register") and individually masked in UDPHS\_EPTCTLENBx (see Section 37.6.9 "UDPHS Endpoint Control Enable Register").

Table 37-4. Endpoint Interrupt Source Masks

SHRT_PCKT	Short Packet Interrupt
BUSY_BANK	Busy Bank Interrupt
NAK_OUT	NAKOUT Interrupt
NAK_IN/ERR_FLUSH	NAKIN/Error Flush Interrupt
STALL_SNT/ERR_CRISO/ERR_NB_TRA	Stall Sent/CRC error/Number of Transaction Error Interrupt
RX_SETUP/ERR_FL_ISO	Received SETUP/Error Flow Interrupt
TX_PK_RD /ERR_TRANS	TX Packet Read/Transaction Error Interrupt
TX_COMPLT	Transmitted IN Data Complete Interrupt
RX_BK_RDY	Received OUT Data Interrupt
ERR_OVFLW	Overflow Error Interrupt
MDATA_RX	MDATA Interrupt
DATAX_RX	DATAx Interrupt

Figure 37-18. UDPHS Interrupt Control Interface






## 37.5.12 Power Modes

### 37.5.12.1 Controlling Device States

A USB device has several possible states. Refer to Chapter 9 (USB Device Framework) of the Universal Serial Bus Specification, Rev 2.0.

Figure 37-19. UDPHS Device State Diagram



Movement from one state to another depends on the USB bus state or on standard requests sent through control transactions via the default endpoint (endpoint 0).

After a period of bus inactivity, the USB device enters Suspend Mode. Accepting Suspend/Resume requests from the USB host is mandatory. Constraints in Suspend Mode are very strict for bus-powered applications; devices may not consume more than  $500 \, \mu A$  on the USB bus.

While in Suspend Mode, the host may wake up a device by sending a resume signal (bus activity) or a USB device may send a wake-up request to the host, e.g., waking up a PC by moving a USB mouse.

The wake-up feature is not mandatory for all devices and must be negotiated with the host.

#### 37.5.12.2 Not Powered State

Self powered devices can detect 5V VBUS using a PIO. When the device is not connected to a host, device power consumption can be reduced by the DETACH bit in UDPHS\_CTRL. Disabling the transceiver is automatically done. HSDM, HSDP, FSDP and FSDP lines are tied to GND pull-downs integrated in the hub downstream ports.

#### 37.5.12.3 Entering Attached State

When no device is connected, the USB FSDP and FSDM signals are tied to GND by 15 K $\Omega$  pull-downs integrated in the hub downstream ports. When a device is attached to a hub downstream port, the device connects a 1.5 K $\Omega$  pull-up on FSDP. The USB bus line goes into IDLE state, FSDP is pulled-up by the device 1.5 K $\Omega$  resistor to 3.3V and FSDM is pulled-down by the 15 K $\Omega$  resistor to GND of the host.

After pull-up connection, the device enters the powered state. The transceiver remains disabled until bus activity is detected.

In case of low power consumption need, the device can be stopped. When the device detects the VBUS, the software must enable the USB transceiver by enabling the EN\_UDPHS bit in UDPHS\_CTRL register.

The software can detach the pull-up by setting DETACH bit in UDPHS\_CTRL register.

#### 37.5.12.4 From Powered State to Default State (Reset)

After its connection to a USB host, the USB device waits for an end-of-bus reset. The unmasked flag ENDRESET is set in the UDPHS\_IEN register and an interrupt is triggered.

Once the ENDRESET interrupt has been triggered, the device enters Default State. In this state, the UDPHS software must:

- Enable the default endpoint, setting the EPT\_ENABL flag in the UDPHS\_EPTCTLENB[0] register and, optionally, enabling the interrupt for endpoint 0 by writing 1 in EPT\_0 of the UDPHS\_IEN register. The enumeration then begins by a control transfer.
- Configure the Interrupt Mask Register which has been reset by the USB reset detection
- Enable the transceiver.

In this state, the EN\_UDPHS bit in UDPHS\_CTRL register must be enabled.

### 37.5.12.5 From Default State to Address State (Address Assigned)

After a Set Address standard device request, the USB host peripheral enters the address state.

**Warning**: before the device enters address state, it must achieve the Status IN transaction of the control transfer, i.e., the UDPHS device sets its new address once the TX\_COMPLT flag in the UDPHS\_EPTCTL[0] register has been received and cleared.

To move to address state, the driver software sets the DEV\_ADDR field and the FADDR\_EN flag in the UDPHS\_CTRL register.

# 37.5.12.6 From Address State to Configured State (Device Configured)

Once a valid Set Configuration standard request has been received and acknowledged, the device enables endpoints corresponding to the current configuration. This is done by setting the BK\_NUMBER, EPT\_TYPE, EPT\_DIR and EPT\_SIZE fields in the UDPHS\_EPTCFGx registers and enabling them by setting the EPT\_ENABL flag in the UDPHS\_EPTCTLENBx registers, and, optionally, enabling corresponding interrupts in the UDPHS\_IEN register.

### 37.5.12.7 Entering Suspend State (Bus Activity)

When a Suspend (no bus activity on the USB bus) is detected, the DET\_SUSPD signal in the UDPHS\_STA register is set. This triggers an interrupt if the corresponding bit is set in the UDPHS\_IEN register. This flag is cleared by writing to the UDPHS\_CLRINT register. Then the device enters Suspend Mode.



In this state bus powered devices must drain less than 500  $\mu$ A from the 5V VBUS. As an example, the microcontroller switches to slow clock, disables the PLL and main oscillator, and goes into Idle Mode. It may also switch off other devices on the board.

The UDPHS device peripheral clocks can be switched off. Resume event is asynchronously detected.

### 37.5.12.8 Receiving a Host Resume

In Suspend mode, a resume event on the USB bus line is detected asynchronously, transceiver and clocks disabled (however the pull-up should not be removed).

Once the resume is detected on the bus, the signal WAKE\_UP in the UDPHS\_INTSTA is set. It may generate an interrupt if the corresponding bit in the UDPHS\_IEN register is set. This interrupt may be used to wake-up the core, enable PLL and main oscillators and configure clocks.

#### 37.5.12.9 Sending an External Resume

In Suspend State it is possible to wake-up the host by sending an external resume.

The device waits at least 5 ms after being entered in Suspend State before sending an external resume.

The device must force a K state from 1 to 15 ms to resume the host.

#### 37.5.13 Test Mode

A device must support the TEST\_MODE feature when in the Default, Address or Configured High Speed device states.

TEST MODE can be:

- Test J
- Test\_K
- Test\_Packet
- Test\_SEO\_NAK

## (See Section 37.6.7 "UDPHS Test Register" on page 864 for definitions of each test mode.)



# 37.6 USB High Speed Device Port (UDPHS) User Interface

Table 37-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	UDPHS Control Register	UDPHS_CTRL	Read/Write	0x0000_0200
0x04	UDPHS Frame Number Register	UDPHS_FNUM	Read-only	0x0000_0000
0x08-0x0C	Reserved	-	_	_
0x10	UDPHS Interrupt Enable Register	UDPHS_IEN	Read/Write	0x0000_0010
0x14	UDPHS Interrupt Status Register	UDPHS_INTSTA	Read-only	0x0000_0000
0x18	UDPHS Clear Interrupt Register	UDPHS_CLRINT	Write-only	_
0x1C	UDPHS Endpoints Reset Register	UDPHS_EPTRST	Write-only	_
0x20-0xCC	Reserved	-	_	_
0xE0	UDPHS Test Register	UDPHS_TST	Read/Write	0x0000_0000
0xE4-0xF8	Reserved	_	_	_
0x100 + endpoint * 0x20 + 0x00	UDPHS Endpoint Configuration Register	UDPHS_EPTCFG	Read/Write	0x0000_0000
0x100 + endpoint * 0x20 + 0x04	UDPHS Endpoint Control Enable Register	UDPHS_EPTCTLENB	Write-only	_
0x100 + endpoint * 0x20 + 0x08	UDPHS Endpoint Control Disable Register	UDPHS_EPTCTLDIS	Write-only	_
0x100 + endpoint * 0x20 + 0x0C	UDPHS Endpoint Control Register	UDPHS_EPTCTL	Read-only	0x0000_0000 <sup>(1)</sup>
0x100 + endpoint * 0x20 + 0x10	Reserved (for endpoint)	_	_	_
0x100 + endpoint * 0x20 + 0x14	UDPHS Endpoint Set Status Register	UDPHS_EPTSETSTA	Write-only	_
0x100 + endpoint * 0x20 + 0x18	UDPHS Endpoint Clear Status Register	UDPHS_EPTCLRSTA	Write-only	_
0x100 + endpoint * 0x20 + 0x1C	UDPHS Endpoint Status Register	UDPHS_EPTSTA	Read-only	0x0000_0040
0x120-0x1DC	UDPHS Endpoint1 to 6 (2) Registers			
0x1E0-0x300	Reserved	-	_	_
0x300-0x30C	Reserved	-	_	_
0x310 + channel * 0x10 + 0x00	UDPHS DMA Next Descriptor Address Register	UDPHS_DMANXTDSC	Read/Write	0x0000_0000
0x310 + channel * 0x10 + 0x04	UDPHS DMA Channel Address Register	UDPHS_DMAADDRESS	Read/Write	0x0000_0000
0x310 + channel * 0x10 + 0x08	UDPHS DMA Channel Control Register	UDPHS_DMACONTROL	Read/Write	0x0000_0000
0x310 + channel * 0x10 + 0x0C	UDPHS DMA Channel Status Register	UDPHS_DMASTATUS	Read/Write	0x0000_0000
0x320-0x370	DMA Channel2 to 5 (3) Registers			

Notes:

- 1. The reset value for UDPHS\_EPTCTL0 is 0x0000\_0001.
- 2. The addresses for the UDPHS Endpoint registers shown here are for UDPHS Endpoint0. The structure of this group of registers is repeated successively for each endpoint according to the consecution of endpoint registers located between 0x120 and 0x1DC.
- 3. The addresses for the UDPHS DMA registers shown here are for UDPHS DMA Channel1. (There is no Channel0) The structure of this group of registers is repeated successively for each DMA channel according to the consecution of DMA registers located between 0x320 and 0x370.



# 37.6.1 UDPHS Control Register

Name: UDPHS\_CTRL
Address: 0xFFF78000
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	PULLD_DIS	REWAKEUP	DETACH	EN_UDPHS
7	6	5	4	3	2	1	0
FADDR_EN				DEV_ADDR			

## • DEV\_ADDR: UDPHS Address

Read:

This field contains the default address (0) after power-up or UDPHS bus reset.

Write:

This field is written with the value set by a SET\_ADDRESS request received by the device firmware.

### • FADDR EN: Function Address Enable

Read:

0: Device is not in address state.

1: Device is in address state.

Write:

0: Only the default function address is used (0).

1: This bit is set by the device firmware after a successful status phase of a SET\_ADDRESS transaction. When set, the only address accepted by the UDPHS controller is the one stored in the UDPHS Address field. It will not be cleared afterwards by the device firmware. It is cleared by hardware on hardware reset, or when UDPHS bus reset is received (see above).

### • EN UDPHS: UDPHS Enable

Read:

0: UDPHS is disabled.

1: UDPHS is enabled.

Write:

0: Disable and reset the UDPHS controller. Switch the host to UTMI.

1: Enables the UDPHS controller. Switch the host to UTMI.

### • DETACH: Detach Command

Read:

0: UDPHS is attached.

1: UDPHS is detached, UTMI transceiver is suspended.

Write:

0: Pull up the DP line (attach command).

1: Simulate a detach on the UDPHS line and force the UTMI transceiver into suspend state (Suspend M = 0).

(See PULLD\_DIS description below.)

### REWAKEUP: Send Remote Wake Up

Read:

0: Remote Wake Up is disabled.

1: Remote Wake Up is enabled.

Write:

0: No effect.

1: Force an external interrupt on the UDPHS controller for Remote Wake UP purposes.

An Upstream Resume is sent only after the UDPHS bus has been in SUSPEND state for at least 5 ms.

This bit is automatically cleared by hardware at the end of the Upstream Resume.

### • PULLD DIS: Pull-down Disable

When set, there is no pull-down on DP & DM. (DM Pull-Down = DP Pull-Down = 0).

Note: If the DETACH bit is also set, device DP & DM are left in high impedance state.

(See DETACH description above.)

DETACH	PULLD_DIS	DP	DM	Condition
0	0	Pull up	Pull down	not recommended
0	1	Pull up	High impedance state	VBUS present
1	0	Pull down	Pull down	No VBUS
1	1	High impedance state	High impedance state	VBUS present & software disconnect



# 37.6.2 UDPHS Frame Number Register

Name: UDPHS\_FNUM
Address: 0xFFF78004

Access: Read

31	30	29	28	27	26	25	24
FNUM_ERR	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_			ı	_
15	14	13	12	11	10	9	8
_	-			FRAME_I	NUMBER		
7	6	5	4	3	2	1	0
	FRAME_NUMBER				MIC	CRO_FRAME_N	UM

## • MICRO\_FRAME\_NUM: Microframe Number

Number of the received microframe (0 to 7) in one frame. This field is reset at the beginning of each new frame (1 ms). One microframe is received each 125 microseconds (1 ms/8).

## • FRAME\_NUMBER: Frame Number as defined in the Packet Field Formats

This field is provided in the last received SOF packet (see INT\_SOF in the UDPHS Interrupt Status Register).

### FNUM\_ERR: Frame Number CRC Error

This bit is set by hardware when a corrupted Frame Number in Start of Frame packet (or Micro SOF) is received.

This bit and the INT\_SOF (or MICRO\_SOF) interrupt are updated at the same time.

# 37.6.3 UDPHS Interrupt Enable Register

Name: UDPHS\_IEN
Address: 0xFFF78010
Access: Read/Write

31	30	29	28	27	26	25	24
_	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	_
23	22	21	20	19	18	17	16
_	-	-	_	-	_	_	_
15	14	13	12	11	10	9	8
_	EPT_6	EPT_5	EPT_4	EPT_3	EPT_2	EPT_1	EPT_0
7	6	5	4	3	2	1	0
UPSTR_RES	ENDOFRSM	WAKE_UP	ENDRESET	INT_SOF	MICRO_SOF	DET_SUSPD	_

# • DET\_SUSPD: Suspend Interrupt Enable

Read:

0: Suspend Interrupt is disabled.

1: Suspend Interrupt is enabled.

Write:

0: Disable Suspend Interrupt.

1: Enable Suspend Interrupt.

# • MICRO\_SOF: Micro-SOF Interrupt Enable

Read:

0: Micro-SOF Interrupt is disabled.

1: Micro-SOF Interrupt is enabled.

Write:

0: Disable Micro-SOF Interrupt.

1: Enable Micro-SOF Interrupt.

# • INT\_SOF: SOF Interrupt Enable

Read:

0: SOF Interrupt is disabled.

1: SOF Interrupt is enabled.

Write:

0: Disable SOF Interrupt.

1: Enable SOF Interrupt.



# • ENDRESET: End Of Reset Interrupt Enable

### Read:

0: End Of Reset Interrupt is disabled.

1: End Of Reset Interrupt is enabled.

### Write:

0: Disable End Of Reset Interrupt.

1: Enable End Of Reset Interrupt. Automatically enabled after USB reset.

# • WAKE\_UP: Wake Up CPU Interrupt Enable

## Read:

0: Wake Up CPU Interrupt is disabled.

1: Wake Up CPU Interrupt is enabled.

#### Write

0: Disable Wake Up CPU Interrupt.

1: Enable Wake Up CPU Interrupt.

# • ENDOFRSM: End Of Resume Interrupt Enable

### Read:

0: Resume Interrupt is disabled.

1: Resume Interrupt is enabled.

#### Write:

0: Disable Resume Interrupt.

1: Enable Resume Interrupt.

# • UPSTR\_RES: Upstream Resume Interrupt Enable

## Read:

0: Upstream Resume Interrupt is disabled.

1: Upstream Resume Interrupt is enabled.

#### Write:

0: Disable Upstream Resume Interrupt.

1: Enable Upstream Resume Interrupt.

# • EPT\_x: Endpoint x Interrupt Enable

# Read:

0: The interrupts for this endpoint are disabled.

1: The interrupts for this endpoint are enabled.

#### Write:

0: Disable the interrupts for this endpoint.

1: Enable the interrupts for this endpoint.

# • DMA\_x: DMA Channel x Interrupt Enable

# Read:

- 0: The interrupts for this channel are disabled.
- 1: The interrupts for this channel are enabled.

## Write:

- 0: Disable the interrupts for this channel.
- 1: Enable the interrupts for this channel.



## 37.6.4 UDPHS Interrupt Status Register

Name: UDPHS INTSTA

Address: 0xFFF78014

Access: Read-only

31	30	29	28	27	26	25	24
_	DMA_6	DMA_5	DMA_4	DMA_3	DMA_2	DMA_1	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
_	EPT_6	EPT_5	EPT_4	EPT_3	EPT_2	EPT_1	EPT_0
7	6	5	4	3	2	1	0
UPSTR_RES	ENDOFRSM	WAKE_UP	ENDRESET	INT_SOF	MICRO_SOF	DET_SUSPD	SPEED

# • SPEED: Speed Status

0: Reset by hardware when the hardware is in Full Speed mode.

1: Set by hardware when the hardware is in High Speed mode

### • DET\_SUSPD: Suspend Interrupt

0: Cleared by setting the DET\_SUSPD bit in UDPHS\_CLRINT register

1: Set by hardware when a UDPHS Suspend (Idle bus for three frame periods, a J state for 3 ms) is detected. This triggers a UDPHS interrupt when the DET\_SUSPD bit is set in UDPHS\_IEN register.

### MICRO\_SOF: Micro Start Of Frame Interrupt

0: Cleared by setting the MICRO\_SOF bit in UDPHS\_CLRINT register.

1: Set by hardware when an UDPHS micro start of frame PID (SOF) has been detected (every 125 µs) or synthesized by the macro. This triggers a UDPHS interrupt when the MICRO\_SOF bit is set in UDPHS\_IEN. In case of detected SOF, the MICRO\_FRAME\_NUM field in UDPHS\_FNUM register is incremented and the FRAME\_NUMBER field does not change.

Note: The Micro Start Of Frame Interrupt (MICRO\_SOF), and the Start Of Frame Interrupt (INT\_SOF) are not generated at the same time.

### INT\_SOF: Start Of Frame Interrupt

0: Cleared by setting the INT\_SOF bit in UDPHS\_CLRINT.

1: Set by hardware when an UDPHS Start Of Frame PID (SOF) has been detected (every 1 ms) or synthesized by the macro. This triggers a UDPHS interrupt when the INT\_SOF bit is set in UDPHS\_IEN register. In case of detected SOF, in High Speed mode, the MICRO\_FRAME\_NUMBER field is cleared in UDPHS\_FNUM register and the FRAME\_NUMBER field is updated.

## ENDRESET: End Of Reset Interrupt

0: Cleared by setting the ENDRESET bit in UDPHS\_CLRINT.

1: Set by hardware when an End Of Reset has been detected by the UDPHS controller. This triggers a UDPHS interrupt when the ENDRESET bit is set in UDPHS\_IEN.



## WAKE\_UP: Wake Up CPU Interrupt

0: Cleared by setting the WAKE\_UP bit in UDPHS\_CLRINT.

1: Set by hardware when the UDPHS controller is in SUSPEND state and is re-activated by a filtered non-idle signal from the UDPHS line (not by an upstream resume). This triggers a UDPHS interrupt when the WAKE\_UP bit is set in UDPHS\_IEN register. When receiving this interrupt, the user has to enable the device controller clock prior to operation. Note: This interrupt is generated even if the device controller clock is disabled.

### ENDOFRSM: End Of Resume Interrupt

0: Cleared by setting the ENDOFRSM bit in UDPHS\_CLRINT.

1: Set by hardware when the UDPHS controller detects a good end of resume signal initiated by the host. This triggers a UDPHS interrupt when the ENDOFRSM bit is set in UDPHS\_IEN.

### UPSTR\_RES: Upstream Resume Interrupt

0: Cleared by setting the UPSTR\_RES bit in UDPHS\_CLRINT.

1: Set by hardware when the UDPHS controller is sending a resume signal called "upstream resume". This triggers a UDPHS interrupt when the UPSTR\_RES bit is set in UDPHS\_IEN.

### • EPT\_x: Endpoint x Interrupt

0: Reset when the UDPHS\_EPTSTAx interrupt source is cleared.

1: Set by hardware when an interrupt is triggered by the UDPHS\_EPTSTAx register and this endpoint interrupt is enabled by the EPT\_x bit in UDPHS\_IEN.

### DMA\_x: DMA Channel x Interrupt

0: Reset when the UDPHS\_DMASTATUSx interrupt source is cleared.

1: Set by hardware when an interrupt is triggered by the DMA Channelx and this endpoint interrupt is enabled by the DMA\_x bit in UDPHS\_IEN.



# 37.6.5 UDPHS Clear Interrupt Register

Name: UDPHS\_CLRINT

Address: 0xFFF78018

Access: Write only

7100000.							
31	30	29	28	27	26	25	24
_	-	-	_	_	-	-	-
23	22	21	20	19	18	17	16
_	-	-	-	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	1	_	_	_
7	6	5	4	3	2	1	0
UPSTR_RES	ENDOFRSM	WAKE_UP	ENDRESET	INT_SOF	MICRO_SOF	DET_SUSPD	_

# • DET\_SUSPD: Suspend Interrupt Clear

0: No effect.

1: Clear the DET\_SUSPD bit in UDPHS\_INTSTA.

# • MICRO\_SOF: Micro Start Of Frame Interrupt Clear

0: No effect.

1: Clear the MICRO\_SOF bit in UDPHS\_INTSTA.

## • INT\_SOF: Start Of Frame Interrupt Clear

0: No effect.

1: Clear the INT\_SOF bit in UDPHS\_INTSTA.

# • ENDRESET: End Of Reset Interrupt Clear

0: No effect.

1: Clear the ENDRESET bit in UDPHS\_INTSTA.

# • WAKE\_UP: Wake Up CPU Interrupt Clear

0: No effect.

1: Clear the WAKE\_UP bit in UDPHS\_INTSTA.

## • ENDOFRSM: End Of Resume Interrupt Clear

0: No effect.

1: Clear the ENDOFRSM bit in UDPHS\_INTSTA.

## • UPSTR\_RES: Upstream Resume Interrupt Clear

0: No effect.

1: Clear the UPSTR\_RES bit in UDPHS\_INTSTA.

# 37.6.6 UDPHS Endpoints Reset Register

Name: UDPHS\_EPTRST

Address: 0xFFF7801C

Access:	Write only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	-
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	EPT_6	EPT_5	EPT_4	EPT_3	EPT_2	EPT_1	EPT_0

# • EPT\_x: Endpoint x Reset

0: No effect.

Setting this bit clears the Endpoint status UDPHS\_EPTSTAx register, except for the TOGGLESQ\_STA field.



<sup>1:</sup> Reset the Endpointx state.

# 37.6.7 UDPHS Test Register

Name: UDPHS\_TST
Address: 0xFFF780E0

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	_	-	-	_	-
23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	-	OPMODE2	TST_PKT	TST_K	TST_J	SPEE	D_CFG

# • SPEED\_CFG: Speed Configuration

Read/Write:

Speed Configuration:

00	Normal Mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode
01	Reserved
10	Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose.
11	Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake

## • TST\_J: Test J Mode

Read and write:

0: No effect.

1: Set to send the J state on the UDPHS line. This enables the testing of the high output drive level on the D+ line.

## • TST K: Test K Mode

Read and write:

0: No effect.

1: Set to send the K state on the UDPHS line. This enables the testing of the high output drive level on the D- line.

# • TST\_PKT: Test Packet Mode

Read and write:

0: No effect.

1: Set to repetitively transmit the packet stored in the current bank. This enables the testing of rise and fall times, eye patterns, jitter, and any other dynamic waveform specifications.



### • OPMODE2: OpMode2

Read and write:

0: No effect.

1: Set to force the OpMode signal (UTMI interface) to "10", to disable the bit-stuffing and the NRZI encoding.

Note: For the Test mode, Test\_SE0\_NAK (see Universal Serial Bus Specification, Revision 2.0: 7.1.20, Test Mode Support). Force the device in High Speed mode, and configure a bulk-type endpoint. Do not fill this endpoint for sending NAK to the host.

Upon command, a port's transceiver must enter the High Speed receive mode and remain in that mode until the exit action is taken. This enables the testing of output impedance, low level output voltage and loading characteristics. In addition, while in this mode, upstream facing ports (and only upstream facing ports) must respond to any IN token packet with a NAK handshake (only if the packet CRC is determined to be correct) within the normal allowed device response time. This enables testing of the device squelch level circuitry and, additionally, provides a general purpose stimulus/response test for basic functional testing.



# 37.6.8 UDPHS Endpoint Configuration Register

Name: UDPHS\_EPTCFGx [x=0..6]

Address: 0xFFF78100 [0], 0xFFF78120 [1], 0xFFF78140 [2], 0xFFF78160 [3], 0xFFF78180 [4], 0xFFF781A0 [5],

0xFFF781C0 [6]

Access: Read/Write

31	30	29	28	27	26	25	24
EPT_MAPD	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	1	_
15	14	13	12	11	10	9	8
_	ı	ı	_	_	-	NB_T	RANS
_							
7	6	5	4	3	2	1	0
BK_NU	JMBER	EPT_	TYPE	EPT_DIR	EPT_SIZE		

### • EPT\_SIZE: Endpoint Size

Read and write:

Set this field according to the endpoint size in bytes (see Section 37.5.5 "Endpoint Configuration").

## **Endpoint Size**

000	8 bytes
001	16 bytes
010	32 bytes
011	64 bytes
100	128 bytes
101	256 bytes
110	512 bytes
111	1024 bytes <sup>(1)</sup>
111	1027 Dyles

Note: 1. 1024 bytes is only for isochronous endpoint.

### • EPT\_DIR: Endpoint Direction

Read and write:

0: Clear this bit to configure OUT direction for Bulk, Interrupt and Isochronous endpoints.

1: Set this bit to configure IN direction for Bulk, Interrupt and Isochronous endpoints.

For Control endpoints this bit has no effect and should be left at zero.

### • EPT\_TYPE: Endpoint Type

Read and write:

Set this field according to the endpoint type (see Section 37.5.5 "Endpoint Configuration").

(Endpoint 0 should always be configured as control)

**Endpoint Type** 

 ,	
00	Control endpoint
01	Isochronous endpoint
10	Bulk endpoint
11	Interrupt endpoint

#### • BK NUMBER: Number of Banks

Read and write:

Set this field according to the endpoint's number of banks (see Section 37.5.5 "Endpoint Configuration").

#### Number of Banks

00	Zero bank, the endpoint is not mapped in memory
01	One bank (bank 0)
10	Double bank (Ping-Pong: bank 0/bank 1)
11	Triple bank (bank 0/bank 1/bank 2)

### • NB\_TRANS: Number Of Transaction per Microframe

Read and Write:

The Number of transactions per microframe is set by software.

Note: Meaningful for high bandwidth isochronous endpoint only.

# • EPT\_MAPD: Endpoint Mapped

Read-only:

0: The user should reprogram the register with correct values.

1: Set by hardware when the endpoint size (EPT\_SIZE) and the number of banks (BK\_NUMBER) are correct regarding:

- the fifo max capacity (FIFO\_MAX\_SIZE in UDPHS\_IPFEATURES register)
- the number of endpoints/banks already allocated
- the number of allowed banks for this endpoint



### 37.6.9 UDPHS Endpoint Control Enable Register

Name: UDPHS\_EPTCTLENBx [x=0..6]

**Address:** 0xFFF78104 [0], 0xFFF78124 [1], 0xFFF78144 [2], 0xFFF78164 [3], 0xFFF78184 [4], 0xFFF781A4 [5],

0xFFF781C4 [6]

Access: Write-only

31	30	29	28	27	26	25	24
SHRT_PCKT	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	-	BUSY_BANK	-	_
15	14	13	12	11	10	9	8
NAK_OUT	NAK_IN/ ERR_FLUSH	STALL_SNT/ ERR_CRISO/ ERR_NBTRA	RX_SETUP/ ERR_FL_ISO	TX_PK_RDY/ ERR_TRANS	TX_COMPLT	RX_BK_RDY	ERR_OVFLW
7	6	5	4	3	2	1	0
MDATA_RX	DATAX_RX	_	NYET_DIS	INTDIS_DMA	_	AUTO_VALID	EPT_ENABL

For additional Information, see "UDPHS Endpoint Control Register" on page 872.

### • EPT\_ENABL: Endpoint Enable

0: No effect.

1: Enable endpoint according to the device configuration.

### AUTO\_VALID: Packet Auto-Valid Enable

0: No effect.

1: Enable this bit to automatically validate the current packet and switch to the next bank for both IN and OUT transfers.

#### • INTDIS DMA: Interrupts Disable DMA

0: No effect.

1: If set, when an enabled endpoint-originated interrupt is triggered, the DMA request is disabled.

#### NYET\_DIS: NYET Disable (Only for High Speed Bulk OUT endpoints)

0: No effect.

1: Forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response.

### DATAX\_RX: DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)

0: No effect.

1: Enable DATAx Interrupt.

### • MDATA\_RX: MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)

0: No effect.

1: Enable MDATA Interrupt.



### • ERR\_OVFLW: Overflow Error Interrupt Enable

- 0: No effect.
- 1: Enable Overflow Error Interrupt.

#### RX\_BK\_RDY: Received OUT Data Interrupt Enable

- 0: No effect.
- 1: Enable Received OUT Data Interrupt.

#### TX\_COMPLT: Transmitted IN Data Complete Interrupt Enable

- 0: No effect.
- 1: Enable Transmitted IN Data Complete Interrupt.

### TX\_PK\_RDY/ERR\_TRANS: TX Packet Ready/Transaction Error Interrupt Enable

- 0: No effect.
- 1: Enable TX Packet Ready/Transaction Error Interrupt.

#### RX\_SETUP/ERR\_FL\_ISO: Received SETUP/Error Flow Interrupt Enable

- 0: No effect.
- 1: Enable RX\_SETUP/Error Flow ISO Interrupt.

### STALL\_SNT/ERR\_CRISO/ERR\_NBTRA: Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable

- 0: No effect.
- 1: Enable Stall Sent/Error CRC ISO/Error Number of Transaction Interrupt.

#### NAK\_IN/ERR\_FLUSH: NAKIN/Bank Flush Error Interrupt Enable

- 0: No effect.
- 1: Enable NAKIN/Bank Flush Error Interrupt.

### NAK\_OUT: NAKOUT Interrupt Enable

- 0: No effect.
- 1: Enable NAKOUT Interrupt.

### • BUSY\_BANK: Busy Bank Interrupt Enable

- 0: No effect.
- 1: Enable Busy Bank Interrupt.

### SHRT\_PCKT: Short Packet Send/Short Packet Interrupt Enable

For OUT endpoints:

- 0: No effect.
- 1: Enable Short Packet Interrupt.

For IN endpoints:

Guarantees short packet at end of DMA Transfer if the UDPHS\_DMACONTROLx register END\_B\_EN and UDPHS\_EPTCTLx register AUTOVALID bits are also set.



### 37.6.10 UDPHS Endpoint Control Disable Register

Name: UDPHS\_EPTCTLDISx [x=0..6]

**Address:** 0xFFF78108 [0], 0xFFF78128 [1], 0xFFF78148 [2], 0xFFF78168 [3], 0xFFF78188 [4], 0xFFF781A8 [5],

0xFFF781C8 [6]

Access: Write-only

31	30	29	28	27	26	25	24
SHRT_PCKT	_	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	BUSY_BANK	_	_
15	14	13	12	11	10	9	8
NAK_OUT	NAK_IN/ ERR_FLUSH	STALL_SNT/ ERR_CRISO/ ERR_NBTRA	RX_SETUP/ ERR_FL_ISO	TX_PK_RDY/ ERR_TRANS	TX_COMPLT	RX_BK_RDY	ERR_OVFLW
7	6	5	4	3	2	1	0
MDATA_RX	DATAX_RX	_	NYET_DIS	INTDIS_DMA	_	AUTO_VALID	EPT_DISABL

For additional Information, see "UDPHS Endpoint Control Register" on page 872.

### • EPT\_DISABL: Endpoint Disable

0: No effect.

1: Disable endpoint.

### AUTO\_VALID: Packet Auto-Valid Disable

0: No effect.

1: Disable this bit to not automatically validate the current packet.

# • INTDIS\_DMA: Interrupts Disable DMA

0: No effect.

1: Disable the "Interrupts Disable DMA".

#### NYET\_DIS: NYET Enable (Only for High Speed Bulk OUT endpoints)

0: No effect.

1: Let the hardware handle the handshake response for the High Speed Bulk OUT transfer.

### DATAX\_RX: DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)

0: No effect.

1: Disable DATAx Interrupt.

### MDATA\_RX: MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)

0: No effect.

1: Disable MDATA Interrupt.

### • ERR\_OVFLW: Overflow Error Interrupt Disable

- 0: No effect.
- 1: Disable Overflow Error Interrupt.

#### RX\_BK\_RDY: Received OUT Data Interrupt Disable

- 0: No effect.
- 1: Disable Received OUT Data Interrupt.

### • TX\_COMPLT: Transmitted IN Data Complete Interrupt Disable

- 0: No effect.
- 1: Disable Transmitted IN Data Complete Interrupt.

### TX\_PK\_RDY/ERR\_TRANS: TX Packet Ready/Transaction Error Interrupt Disable

- 0: No effect.
- 1: Disable TX Packet Ready/Transaction Error Interrupt.

#### RX\_SETUP/ERR\_FL\_ISO: Received SETUP/Error Flow Interrupt Disable

- 0: No effect.
- 1: Disable RX\_SETUP/Error Flow ISO Interrupt.

### STALL\_SNT/ERR\_CRISO/ERR\_NBTRA: Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable

- 0: No effect.
- 1: Disable Stall Sent/Error CRC ISO/Error Number of Transaction Interrupt.

### NAK\_IN/ERR\_FLUSH: NAKIN/bank flush error Interrupt Disable

- 0: No effect.
- 1: Disable NAKIN/Bank Flush Error Interrupt.

### NAK\_OUT: NAKOUT Interrupt Disable

- 0: No effect.
- 1: Disable NAKOUT Interrupt.

### • BUSY\_BANK: Busy Bank Interrupt Disable

- 0: No effect.
- 1: Disable Busy Bank Interrupt.

### SHRT\_PCKT: Short Packet Interrupt Disable

For OUT endpoints:

- 0: No effect.
- 1: Disable Short Packet Interrupt.

For IN endpoints:

Never automatically add a zero length packet at end of DMA transfer.



### 37.6.11 UDPHS Endpoint Control Register

Name: UDPHS EPTCTLx [x=0..6]

Address: 0xFFF7810C [0], 0xFFF7812C [1], 0xFFF7814C [2], 0xFFF7816C [3], 0xFFF7818C [4], 0xFFF781AC [5],

0xFFF781CC [6]

Access: Read-only

31	30	29	28	27	26	25	24
SHRT_PCKT	_	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	BUSY_BANK	_	_
15	14	13	12	11	10	9	8
NAK_OUT	NAK_IN/ ERR_FLUSH	STALL_SNT/ ERR_CRISO/ ERR_NBTRA	RX_SETUP/ ERR_FL_ISO	TX_PK_RDY/ ERR_TRANS	TX_COMPLT	RX_BK_RDY	ERR_OVFLW
7	6	5	4	3	2	1	0
MDATA_RX	DATAX_RX	_	NYET_DIS	INTDIS_DMA	_	AUTO_VALID	EPT_ENABL

### • EPT\_ENABL: Endpoint Enable

0: If cleared, the endpoint is disabled according to the device configuration. Endpoint 0 should always be enabled after a hardware or UDPHS bus reset and participate in the device configuration.

#### AUTO\_VALID: Packet Auto-Valid Enabled (Not for CONTROL Endpoints)

Set this bit to automatically validate the current packet and switch to the next bank for both IN and OUT endpoints.

#### For IN Transfer:

If this bit is set, then the UDPHS\_EPTSTAx register TX\_PK\_RDY bit is set automatically when the current bank is full and at the end of DMA buffer if the UDPHS\_DMACONTROLx register END\_B\_EN bit is set.

The user may still set the UDPHS\_EPTSTAx register TX\_PK\_RDY bit if the current bank is not full, unless the user wants to send a Zero Length Packet by software.

#### For OUT Transfer:

If this bit is set, then the UDPHS\_EPTSTAx register RX\_BK\_RDY bit is automatically reset for the current bank when the last packet byte has been read from the bank FIFO or at the end of DMA buffer if the UDPHS\_DMACONTROLx register END\_B\_EN bit is set. For example, to truncate a padded data packet when the actual data transfer size is reached.

The user may still clear the UDPHS\_EPTSTAx register RX\_BK\_RDY bit, for example, after completing a DMA buffer by software if UDPHS\_DMACONTROLx register END\_B\_EN bit was disabled or in order to cancel the read of the remaining data bank(s).

#### INTDIS\_DMA: Interrupt Disables DMA

If set, when an enabled endpoint-originated interrupt is triggered, the DMA request is disabled regardless of the UDPHS\_IEN register EPT\_x bit for this endpoint. Then, the firmware will have to clear or disable the interrupt source or clear this bit if transfer completion is needed.

If the exception raised is associated with the new system bank packet, then the previous DMA packet transfer is normally completed, but the new DMA packet transfer is not started (not requested).



<sup>1:</sup> If set, the endpoint is enabled according to the device configuration.

If the exception raised is not associated to a new system bank packet (NAK\_IN, NAK\_OUT, ERR\_FL\_ISO...), then the request cancellation may happen at any time and may immediately stop the current DMA transfer.

This may be used, for example, to identify or prevent an erroneous packet to be transferred into a buffer or to complete a DMA buffer by software after reception of a short packet, or to perform buffer truncation on ERR\_FL\_ISO interrupt for adaptive rate.

### NYET\_DIS: NYET Disable (Only for High Speed Bulk OUT endpoints)

- 0: If clear, this bit lets the hardware handle the handshake response for the High Speed Bulk OUT transfer.
- 1: If set, this bit forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response.

Note: According to the *Universal Serial Bus Specification, Rev 2.0* (8.5.1.1 NAK Responses to OUT/DATA During PING Protocol), a NAK response to an HS Bulk OUT transfer is expected to be an unusual occurrence.

#### DATAX\_RX: DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)

0: No effect.

1: Send an interrupt when a DATA2, DATA1 or DATA0 packet has been received meaning the whole microframe data payload has been received.

### MDATA\_RX: MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)

0: No effect.

1: Send an interrupt when an MDATA packet has been received and so at least one packet of the microframe data payload has been received.

### ERR\_OVFLW: Overflow Error Interrupt Enabled

- 0: Overflow Error Interrupt is masked.
- 1: Overflow Error Interrupt is enabled.

### RX\_BK\_RDY: Received OUT Data Interrupt Enabled

- 0: Received OUT Data Interrupt is masked.
- 1: Received OUT Data Interrupt is enabled.

### • TX\_COMPLT: Transmitted IN Data Complete Interrupt Enabled

- 0: Transmitted IN Data Complete Interrupt is masked.
- 1: Transmitted IN Data Complete Interrupt is enabled.

#### • TX PK RDY/ERR TRANS: TX Packet Ready/Transaction Error Interrupt Enabled

- 0: TX Packet Ready/Transaction Error Interrupt is masked.
- 1: TX Packet Ready/Transaction Error Interrupt is enabled.

**Caution:** Interrupt source is active as long as the corresponding UDPHS\_EPTSTAx register TX\_PK\_RDY flag remains low. If there are no more banks available for transmitting after the software has set UDPHS\_EPTSTAx/TX\_PK\_RDY for the last transmit packet, then the interrupt source remains inactive until the first bank becomes free again to transmit at UDPHS\_EPTSTAx/TX\_PK\_RDY hardware clear.

#### • RX SETUP/ERR FL ISO: Received SETUP/Error Flow Interrupt Enabled

- 0: Received SETUP/Error Flow Interrupt is masked.
- 1: Received SETUP/Error Flow Interrupt is enabled.



### • STALL\_SNT/ERR\_CRISO/ERR\_NBTRA: Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled

- 0: Stall Sent/ISO CRC error/number of Transaction Error Interrupt is masked.
- 1: Stall Sent /ISO CRC error/number of Transaction Error Interrupt is enabled.

### NAK\_IN/ERR\_FLUSH: NAKIN/Bank Flush Error Interrupt Enabled

- 0: NAKIN Interrupt is masked.
- 1: NAKIN/Bank Flush Error Interrupt is enabled.

### • NAK\_OUT: NAKOUT Interrupt Enabled

- 0: NAKOUT Interrupt is masked.
- 1: NAKOUT Interrupt is enabled.

### BUSY\_BANK: Busy Bank Interrupt Enabled

- 0: BUSY\_BANK Interrupt is masked.
- 1: BUSY\_BANK Interrupt is enabled.

For OUT endpoints: an interrupt is sent when all banks are busy.

For IN endpoints: an interrupt is sent when all banks are free.

### SHRT\_PCKT: Short Packet Interrupt Enabled

For OUT endpoints: send an Interrupt when a Short Packet has been received.

- 0: Short Packet Interrupt is masked.
- 1: Short Packet Interrupt is enabled.

**For IN endpoints**: a Short Packet transmission is guaranteed upon end of the DMA Transfer, thus signaling a BULK or INTERRUPT end of transfer or an end of isochronous (micro-)frame data, but only if the UDPHS\_DMACONTROLx register END\_B\_EN and UDPHS\_EPTCTLx register AUTO\_VALID bits are also set.

### 37.6.12 UDPHS Endpoint Set Status Register

Name: UDPHS\_EPTSETSTAx [x=0..6]

**Address:** 0xFFF78114 [0], 0xFFF78134 [1], 0xFFF78154 [2], 0xFFF78174 [3], 0xFFF78194 [4], 0xFFF781B4 [5],

0xFFF781D4 [6]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	ı	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	ı	_	-	_	_
							_
15	14	13	12	11	10	9	8
_	-	-	_	TX_PK_RDY	_	KILL_BANK	_
7	6	5	4	3	2	1	0
-	-	FRCESTALL	-	_	-	-	-

#### FRCESTALL: Stall Handshake Request Set

0: No effect.

1: Set this bit to request a STALL answer to the host for the next handshake

Refer to chapters 8.4.5 (Handshake Packets) and 9.4.5 (Get Status) of the *Universal Serial Bus Specification, Rev 2.0* for more information on the STALL handshake.

### KILL\_BANK: KILL Bank Set (for IN Endpoint)

0: No effect.

1: Kill the last written bank.

### • TX\_PK\_RDY: TX Packet Ready Set

0: No effect.

1: Set this bit after a packet has been written into the endpoint FIFO for IN data transfers

- This flag is used to generate a Data IN transaction (device to host).
- Device firmware checks that it can write a data payload in the FIFO, checking that TX\_PK\_RDY is cleared.
- Transfer to the FIFO is done by writing in the "Buffer Address" register.
- Once the data payload has been transferred to the FIFO, the firmware notifies the UDPHS device setting TX PK RDY to one.
- UDPHS bus transactions can start.
- TXCOMP is set once the data payload has been received by the host.
- Data should be written into the endpoint FIFO only after this bit has been cleared.
- Set this bit without writing data to the endpoint FIFO to send a Zero Length Packet.



## 37.6.13 UDPHS Endpoint Clear Status Register

Name: UDPHS\_EPTCLRSTAx [x=0..6]

**Address:** 0xFFF78118 [0], 0xFFF78138 [1], 0xFFF78158 [2], 0xFFF78178 [3], 0xFFF78198 [4], 0xFFF781B8 [5],

0xFFF781D8 [6]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
NAK_OUT	NAK_IN/ ERR_FLUSH	STALL_SNT/ ERR_NBTRA	RX_SETUP/ ERR_FL_ISO	-	TX_COMPLT	RX_BK_RDY	_
7	6	5	4	3	2	1	0
_	TOGGLESQ	FRCESTALL	_	_	_	-	_

### • FRCESTALL: Stall Handshake Request Clear

0: No effect.

1: Clear the STALL request. The next packets from host will not be STALLed.

### • TOGGLESQ: Data Toggle Clear

0: No effect.

1: Clear the PID data of the current bank

For OUT endpoints, the next received packet should be a DATA0.

For IN endpoints, the next packet will be sent with a DATA0 PID.

### • RX\_BK\_RDY: Received OUT Data Clear

0: No effect.

1: Clear the RX\_BK\_RDY flag of UDPHS\_EPTSTAx.

# • TX\_COMPLT: Transmitted IN Data Complete Clear

0: No effect.

1: Clear the TX\_COMPLT flag of UDPHS\_EPTSTAx.

### RX\_SETUP/ERR\_FL\_ISO: Received SETUP/Error Flow Clear

0: No effect.

1: Clear the RX\_SETUP/ERR\_FL\_ISO flags of UDPHS\_EPTSTAx.

### • STALL\_SNT/ERR\_NBTRA: Stall Sent/Number of Transaction Error Clear

0: No effect.

1: Clear the STALL\_SNT/ERR\_NBTRA flags of UDPHS\_EPTSTAx.

- NAK\_IN/ERR\_FLUSH: NAKIN/Bank Flush Error Clear
- 0: No effect.
- 1: Clear the NAK\_IN/ERR\_FLUSH flags of UDPHS\_EPTSTAx.
- NAK\_OUT: NAKOUT Clear
- 0: No effect.
- 1: Clear the NAK\_OUT flag of UDPHS\_EPTSTAx.



### 37.6.14 UDPHS Endpoint Status Register

Name: UDPHS EPTSTAx [x=0..6]

Address: 0xFFF7811C [0], 0xFFF7813C [1], 0xFFF7815C [2], 0xFFF7817C [3], 0xFFF7819C [4], 0xFFF781BC [5],

0xFFF781DC [6]

Access: Read-only

31	30	29	28	27	26	25	24
SHRT_PCKT				BYTE_COUNT			
23	22	21	20	19	18	17	16
	BYTE_COUNT			BUSY_BANK_STA		CURRENT_BANK/ CONTROL_DIR	
15	14	13	12	11	10	9	8
NAK_OUT	NAK_IN/ ERR_FLUSH	STALL_SNT/ ERR_CRISO/ ERR_NBTRA	RX_SETUP/ ERR_FL_ISO	TX_PK_RDY/ ERR_TRANS	TX_COMPLT	RX_BK_RDY/ KILL_BANK	ERR_OVFLW
7	6	5	4	3	2	1	0
TOGGLE	SQ_STA	FRCESTALL	_	_	_	_	_

### FRCESTALL: Stall Handshake Request

0: No effect.

1: If set a STALL answer will be done to the host for the next handshake.

This bit is reset by hardware upon received SETUP.

### TOGGLESQ\_STA: Toggle Sequencing

Toggle Sequencing:

- IN endpoint: It indicates the PID Data Toggle that will be used for the next packet sent. This is not relative to the current bank.
- CONTROL and OUT endpoint:

These bits are set by hardware to indicate the PID data of the current bank:

00	Data0
01	Data1
10	Data2 (only for High Bandwidth Isochronous Endpoint)
11	MData (only for High Bandwidth Isochronous Endpoint)

**Note 1:** In OUT transfer, the Toggle information is meaningful only when the current bank is busy (Received OUT Data = 1).

Note 2: These bits are updated for OUT transfer:

- A new data has been written into the current bank.
- The user has just cleared the Received OUT Data bit to switch to the next bank.

**Note 3:** For High Bandwidth Isochronous Out endpoint, it is recommended to check the UDPHS\_EPTSTAx/ERR\_TRANS bit to know if the toggle sequencing is correct or not.

**Note 4:** This field is reset to DATA1 by the UDPHS\_EPTCLRSTAx register TOGGLESQ bit, and by UDPHS\_EPTCTLDISx (disable endpoint).



#### • ERR OVFLW: Overflow Error

This bit is set by hardware when a new too-long packet is received.

Example: If the user programs an endpoint 64 bytes wide and the host sends 128 bytes in an OUT transfer, then the Over-flow Error bit is set.

This bit is updated at the same time as the BYTE COUNT field.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

#### • RX BK RDY/KILL BANK: Received OUT Data/KILL Bank

- Received OUT Data: (For OUT endpoint or Control endpoint)

This bit is set by hardware after a new packet has been stored in the endpoint FIFO.

This bit is cleared by the device firmware after reading the OUT data from the endpoint.

For multi-bank endpoints, this bit may remain active even when cleared by the device firmware, this if an other packet has been received meanwhile.

Hardware assertion of this bit may generate an interrupt if enabled by the UDPHS\_EPTCTLx register RX\_BK\_RDY bit.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

- KILL Bank: (For IN endpoint)
- The bank is really cleared or the bank is sent, BUSY\_BANK\_STA is decremented.
- The bank is not cleared but sent on the IN transfer, TX\_COMPLT
- The bank is not cleared because it was empty. The user should wait that this bit is cleared before trying to clear another packet.

**Note:** "Kill a packet" may be refused if at the same time, an IN token is coming and the current packet is sent on the UDPHS line. In this case, the TX\_COMPLT bit is set. Take notice however, that if at least two banks are ready to be sent, there is no problem to kill a packet even if an IN token is coming. In fact, in that case, the current bank is sent (IN transfer) and the last bank is killed.

#### • TX COMPLT: Transmitted IN Data Complete

This bit is set by hardware after an IN packet has been transmitted for isochronous endpoints and after it has been accepted (ACK'ed) by the host for Control, Bulk and Interrupt endpoints.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint), and by UDPHS\_EPTCTLDISx (disable endpoint).

### TX\_PK\_RDY/ERR\_TRANS: TX Packet Ready/Transaction Error

#### – TX Packet Ready:

This bit is cleared by hardware, as soon as the packet has been sent for isochronous endpoints, or after the host has acknowledged the packet for Control, Bulk and Interrupt endpoints.

For Multi-bank endpoints, this bit may remain clear even after software is set if another bank is available to transmit.

Hardware clear of this bit may generate an interrupt if enabled by the UDPHS\_EPTCTLx register TX\_PK\_RDY bit.

This bit is reset by UDPHS EPTRST register EPT x (reset endpoint), and by UDPHS EPTCTLDISx (disable endpoint).

Transaction Error: (For high bandwidth isochronous OUT endpoints) (Read-Only)

This bit is set by hardware when a transaction error occurs inside one microframe.

If one toggle sequencing problem occurs among the n-transactions (n = 1, 2 or 3) inside a microframe, then this bit is still set as long as the current bank contains one "bad" n-transaction. (see "CURRENT\_BANK/CONTROL\_DIR: Current Bank/Control Direction" on page 881) As soon as the current bank is relative to a new "good" n-transactions, then this bit is reset.



**Note1**: A transaction error occurs when the toggle sequencing does not respect the *Universal Serial Bus Specification, Rev 2.0* (5.9.2 High Bandwidth Isochronous endpoints) (Bad PID, missing data....)

**Note2**: When a transaction error occurs, the user may empty all the "bad" transactions by clearing the Received OUT Data flag (RX\_BK\_RDY).

If this bit is reset, then the user should consider that a new n-transaction is coming.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint), and by UDPHS\_EPTCTLDISx (disable endpoint).

#### RX SETUP/ERR FL ISO: Received SETUP/Error Flow

- Received SETUP: (for Control endpoint only)

This bit is set by hardware when a valid SETUP packet has been received from the host.

It is cleared by the device firmware after reading the SETUP data from the endpoint FIFO.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint), and by UDPHS\_EPTCTLDISx (disable endpoint).

Error Flow: (for isochronous endpoint only)

This bit is set by hardware when a transaction error occurs.

- Isochronous IN transaction is missed, the micro has no time to fill the endpoint (underflow).
- Isochronous OUT data is dropped because the bank is busy (overflow).

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

#### STALL SNT/ERR CRISO/ERR NBTRA: Stall Sent/CRC ISO Error/Number of Transaction Error

- STALL\_SNT: (for Control, Bulk and Interrupt endpoints)

This bit is set by hardware after a STALL handshake has been sent as requested by the UDPHS\_EPTSTAx register FRCESTALL bit.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

- ERR\_CRISO: (for Isochronous OUT endpoints) (Read-only)

This bit is set by hardware if the last received data is corrupted (CRC error on data).

This bit is updated by hardware when new data is received (Received OUT Data bit).

ERR\_NBTRA: (for High Bandwidth Isochronous IN endpoints)

This bit is set at the end of a microframe in which at least one data bank has been transmitted, if less than the number of transactions per micro-frame banks (UDPHS\_EPTCFGx register NB\_TRANS) have been validated for transmission inside this microframe.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

#### NAK IN/ERR FLUSH: NAK IN/Bank Flush Error

- NAK IN:

This bit is set by hardware when a NAK handshake has been sent in response to an IN request from the Host.

This bit is cleared by software.

ERR\_FLUSH: (for High Bandwidth Isochronous IN endpoints)

This bit is set when flushing unsent banks at the end of a microframe.

This bit is reset by UDPHS EPTRST register EPT x (reset endpoint) and by EPT CTL DISx (disable endpoint).

#### NAK OUT: NAK OUT

This bit is set by hardware when a NAK handshake has been sent in response to an OUT or PING request from the Host. This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by EPT\_CTL\_DISx (disable endpoint).



### • CURRENT BANK/CONTROL DIR: Current Bank/Control Direction

- Current Bank: (all endpoints except Control endpoint)

These bits are set by hardware to indicate the number of the current bank.

00	Bank 0 (or single bank)
01	Bank 1
10	Bank 2
11	Invalid

**Note:** The current bank is updated each time the user:

- Sets the TX Packet Ready bit to prepare the next IN transfer and to switch to the next bank.
- Clears the received OUT data bit to access the next bank.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).

- Control Direction: (for Control endpoint only)

0: A Control Write is requested by the Host.

1: A Control Read is requested by the Host.

**Note1:** This bit corresponds with the 7th bit of the bmRequestType (Byte 0 of the Setup Data).

Note2: This bit is updated after receiving new setup data.

### • BUSY\_BANK\_STA: Busy Bank Number

These bits are set by hardware to indicate the number of busy banks.

IN endpoint: it indicates the number of busy banks filled by the user, ready for IN transfer.

**OUT endpoint**: it indicates the number of busy banks filled by OUT transaction from the Host.

00	All banks are free
01	1 busy bank
10	2 busy banks
11	3 busy banks

#### BYTE\_COUNT: UDPHS Byte Count

Byte count of a received data packet.

This field is incremented after each write into the endpoint (to prepare an IN transfer).

This field is decremented after each reading into the endpoint (OUT transfer).

This field is also updated at RX\_BK\_RDY flag clear with the next bank.

This field is also updated at TX\_PK\_RDY flag set with the next bank.

This field is reset by EPT\_x of UDPHS\_EPTRST register.

#### SHRT\_PCKT: Short Packet

An OUT Short Packet is detected when the receive byte count is less than the configured UDPHS\_EPTCFGx register EPT\_Size.

This bit is updated at the same time as the BYTE\_COUNT field.

This bit is reset by UDPHS\_EPTRST register EPT\_x (reset endpoint) and by UDPHS\_EPTCTLDISx (disable endpoint).



### 37.6.15 UDPHS DMA Channel Transfer Descriptor

The DMA channel transfer descriptor is loaded from the memory.

Be careful with the alignment of this buffer.

The structure of the DMA channel transfer descriptor is defined by three parameters as described below:

Offset 0:

The address must be aligned: 0xXXXX0

Next Descriptor Address Register: UDPHS\_DMANXTDSCx

Offset 4:

The address must be aligned: 0xXXXX4

DMA Channelx Address Register: UDPHS\_DMAADDRESSx

Offset 8:

The address must be aligned: 0xXXXX8

DMA Channelx Control Register: UDPHS\_DMACONTROLx

To use the DMA channel transfer descriptor, fill the structures with the correct value (as described in the following pages).

Then write directly in UDPHS\_DMANXTDSCx the address of the descriptor to be used first.

Then write 1 in the LDNXT\_DSC bit of UDPHS\_DMACONTROLx (load next channel transfer descriptor). The descriptor is automatically loaded upon Endpointx request for packet transfer.

# 37.6.16 UDPHS DMA Next Descriptor Address Register

Name: UDPHS\_DMANXTDSCx [x = 1..5]

**Address:** 0xFFF78320 [1], 0xFFF78330 [2], 0xFFF78340 [3], 0xFFF78350 [4], 0xFFF78360 [5]

Access: Read/Write

31	30	29	28	27	26	25	24				
	NXT_DSC_ADD										
23	22	21	20	19	18	17	16				
	NXT_DSC_ADD										
15	14	13	12	11	10	9	8				
			NXT_DS	SC_ADD							
7	6	5	4	3	2	1	0				
			NXT_DS	SC_ADD							

### • NXT\_DSC\_ADD

This field points to the next channel descriptor to be processed. This channel descriptor must be aligned, so bits 0 to 3 of the address must be equal to zero.



### 37.6.17 UDPHS DMA Channel Address Register

Name: UDPHS\_DMAADDRESSx [x = 1..5]

**Address:** 0xFFF78324 [1], 0xFFF78334 [2], 0xFFF78344 [3], 0xFFF78354 [4], 0xFFF78364 [5]

Access: Read/Write

31	30	29	28	27	26	25	24				
	BUFF_ADD										
23	22	21	20	19	18	17	16				
	BUFF_ADD										
15	14	13	12	11	10	9	8				
			BUFF	_ADD							
7	6	5	4	3	2	1	0				
			BUFF	_ADD							

#### BUFF ADD

This field determines the AHB bus starting address of a DMA channel transfer.

Channel start and end addresses may be aligned on any byte boundary.

The firmware may write this field only when the UDPHS\_DMASTATUS register CHANN\_ENB bit is clear.

This field is updated at the end of the address phase of the current access to the AHB bus. It is incrementing of the access byte width. The access width is 4 bytes (or less) at packet start or end, if the start or end address is not aligned on a word boundary.

The packet start address is either the channel start address or the next channel address to be accessed in the channel buffer.

The packet end address is either the channel end address or the latest channel address accessed in the channel buffer.

The channel start address is written by software or loaded from the descriptor, whereas the channel end address is either determined by the end of buffer or the UDPHS device, USB end of transfer if the UDPHS\_DMACONTROLx register END\_TR\_EN bit is set.



## 37.6.18 UDPHS DMA Channel Control Register

Name: UDPHS\_DMACONTROLx [x = 1..5]

**Address:** 0xFFF78328 [1], 0xFFF78338 [2], 0xFFF78348 [3], 0xFFF78358 [4], 0xFFF78368 [5]

Access: Read/Write

	31	30	30 29 28 27 26		25	24						
	BUFF_LENGTH											
	23	22	21	20	19	18	17	16				
	BUFF_LENGTH											
	15	14	13	12	11	10	9	8				
	_	_	_	-	_	_	-	_				
	7	6	5	4	3	2	1	0				
BUF	RST_LCK	DESC_LD_IT	END_BUFFIT	END_TR_IT	END_B_EN	END_TR_EN	LDNXT_DSC	CHANN_ENB				

### • CHANN\_ENB (Channel Enable Command)

0: DMA channel is disabled at and no transfer will occur upon request. This bit is also cleared by hardware when the channel source bus is disabled at end of buffer.

If the UDPHS\_DMACONTROL register LDNXT\_DSC bit has been cleared by descriptor loading, the firmware will have to set the corresponding CHANN\_ENB bit to start the described transfer, if needed.

If the UDPHS\_DMACONTROL register LDNXT\_DSC bit is cleared, the channel is frozen and the channel registers may then be read and/or written reliably as soon as both UDPHS\_DMASTATUS register CHANN\_ENB and CHANN\_ACT flags read as 0.

If a channel request is currently serviced when this bit is cleared, the DMA FIFO buffer is drained until it is empty, then the UDPHS\_DMASTATUS register CHANN\_ENB bit is cleared.

If the LDNXT\_DSC bit is set at or after this bit clearing, then the currently loaded descriptor is skipped (no data transfer occurs) and the next descriptor is immediately loaded.

1: UDPHS\_DMASTATUS register CHANN\_ENB bit will be set, thus enabling DMA channel data transfer. Then any pending request will start the transfer. This may be used to start or resume any requested transfer.

### LDNXT\_DSC: Load Next Channel Transfer Descriptor Enable (Command)

0: No channel register is loaded after the end of the channel transfer.

1: The channel controller loads the next descriptor after the end of the current transfer, i.e. when the UDPHS DMASTATUS/CHANN ENB bit is reset.

If the UDPHS\_DMA CONTROL/CHANN\_ENB bit is cleared, the next descriptor is immediately loaded upon transfer request.

**DMA Channel Control Command Summary** 

LDNXT_DSC	CHANN_ENB	Description
0	0	Stop now
0	1	Run and stop at end of buffer
1	0	Load next descriptor now
1	1	Run and link at end of buffer



### • END\_TR\_EN: End of Transfer Enable (Control)

Used for OUT transfers only.

0: USB end of transfer is ignored.

1: UDPHS device can put an end to the current buffer transfer.

When set, a BULK or INTERRUPT short packet or the last packet of an ISOCHRONOUS (micro) frame (DATAX) will close the current buffer and the UDPHS DMASTATUSx register END TR ST flag will be raised.

This is intended for UDPHS non-prenegotiated end of transfer (BULK or INTERRUPT) or ISOCHRONOUS microframe data buffer closure.

#### • END B EN: End of Buffer Enable (Control)

0: DMA Buffer End has no impact on USB packet transfer.

1: Endpoint can validate the packet (according to the values programmed in the UDPHS\_EPTCTLx register AUTO\_VALID and SHRT\_PCKT fields) at DMA Buffer End, i.e. when the UDPHS\_DMASTATUS register BUFF\_COUNT reaches 0.

This is mainly for short packet IN validation initiated by the DMA reaching end of buffer, but could be used for OUT packet truncation (discarding of unwanted packet data) at the end of DMA buffer.

#### • END\_TR\_IT: End of Transfer Interrupt Enable

0: UDPHS device initiated buffer transfer completion will not trigger any interrupt at UDPHS\_STATUSx/END\_TR\_ST rising.

1: An interrupt is sent after the buffer transfer is complete, if the UDPHS device has ended the buffer transfer.

Use when the receive size is unknown.

#### • END\_BUFFIT: End of Buffer Interrupt Enable

0: UDPHS\_DMA\_STATUSx/END\_BF\_ST rising will not trigger any interrupt.

1: An interrupt is generated when the UDPHS\_DMASTATUSx register BUFF\_COUNT reaches zero.

### • DESC\_LD\_IT: Descriptor Loaded Interrupt Enable

0: UDPHS\_DMASTATUSx/DESC\_LDST rising will not trigger any interrupt.

1: An interrupt is generated when a descriptor has been loaded from the bus.

### BURST\_LCK: Burst Lock Enable

0: The DMA never locks bus access.

1: USB packets AHB data bursts are locked for maximum optimization of the bus bandwidth usage and maximization of flyby AHB burst duration.

### BUFF\_LENGTH: Buffer Byte Length (Write-only)

This field determines the number of bytes to be transferred until end of buffer. The maximum channel transfer size (64 Kbytes) is reached when this field is 0 (default value). If the transfer size is unknown, this field should be set to 0, but the transfer end may occur earlier under UDPHS device control.

When this field is written, The UDPHS\_DMASTATUSx register BUFF\_COUNT field is updated with the write value.

Note: Bits [31:2] are only writable when issuing a channel Control Command other than "Stop Now".

Note: For reliability it is highly recommended to wait for both UDPHS\_DMASTATUSx register CHAN\_ACT and CHAN\_ENB flags are at 0, thus ensuring the channel has been stopped before issuing a command other than "Stop Now".



### 37.6.19 UDPHS DMA Channel Status Register

Name: UDPHS\_DMASTATUSx [x = 1..5]

Address: 0xFFF7832C [1], 0xFFF7833C [2], 0xFFF7834C [3], 0xFFF7835C [4], 0xFFF7836C [5]

Access: Read/Write

31	30	29 28 27 26		26	25	24						
	BUFF_COUNT											
23	22	21	20	19	18	17	16					
	BUFF_COUNT											
15	14	13	12	11	10	9	8					
_	_	_	_	_	_	_	_					
7	6	5	4	3	2	1	0					
_	DESC_LDST	END_BF_ST	END_TR_ST	-	_	CHANN_ACT	CHANN_ENB					

#### • CHANN ENB: Channel Enable Status

0: If cleared, the DMA channel no longer transfers data, and may load the next descriptor if the UDPHS\_DMACONTROLx register LDNXT\_DSC bit is set.

When any transfer is ended either due to an elapsed byte count or a UDPHS device initiated transfer end, this bit is automatically reset.

1: If set, the DMA channel is currently enabled and transfers data upon request.

This bit is normally set or cleared by writing into the UDPHS\_DMACONTROLx register CHANN\_ENB bit field either by software or descriptor loading.

If a channel request is currently serviced when the UDPHS\_DMACONTROLx register CHANN\_ENB bit is cleared, the DMA FIFO buffer is drained until it is empty, then this status bit is cleared.

### • CHANN\_ACT: Channel Active Status

0: The DMA channel is no longer trying to source the packet data.

When a packet transfer is ended this bit is automatically reset.

1: The DMA channel is currently trying to source packet data, i.e. selected as the highest-priority requesting channel.

When a packet transfer cannot be completed due to an END\_BF\_ST, this flag stays set during the next channel descriptor load (if any) and potentially until UDPHS packet transfer completion, if allowed by the new descriptor.

### • END\_TR\_ST: End of Channel Transfer Status

0: Cleared automatically when read by software.

1: Set by hardware when the last packet transfer is complete, if the UDPHS device has ended the transfer.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

### • END BF ST: End of Channel Buffer Status

0: Cleared automatically when read by software.

1: Set by hardware when the BUFF\_COUNT downcount reach zero.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.



### • DESC\_LDST: Descriptor Loaded Status

0: Cleared automatically when read by software.

1: Set by hardware when a descriptor has been loaded from the system bus.

Valid until the CHANN\_ENB flag is cleared at the end of the next buffer transfer.

#### BUFF\_COUNT: Buffer Byte Count

This field determines the current number of bytes still to be transferred for this buffer.

This field is decremented from the AHB source bus access byte width at the end of this bus address phase.

The access byte width is 4 by default, or less, at DMA start or end, if the start or end address is not aligned on a word boundary.

At the end of buffer, the DMA accesses the UDPHS device only for the number of bytes needed to complete it.

This field value is reliable (stable) only if the channel has been stopped or frozen (UDPHS\_EPTCTLx register NT\_DIS\_DMA bit is used to disable the channel request) and the channel is no longer active CHANN\_ACT flag is 0.

Note: For OUT endpoints, if the receive buffer byte length (BUFF\_LENGTH) has been defaulted to zero because the USB transfer length is unknown, the actual buffer byte length received will be 0x10000-BUFF\_COUNT.



# 38. Image Sensor Interface (ISI)

## 38.1 Description

The Image Sensor Interface (ISI) connects a CMOS-type image sensor to the processor and provides image capture in various formats. It does data conversion, if necessary, before the storage in memory through DMA.

The ISI supports color CMOS image sensor and grayscale image sensors with a reduced set of functionalities.

In grayscale mode, the data stream is stored in memory without any processing and so is not compatible with the LCD controller.

Internal FIFOs on the preview and codec paths are used to store the incoming data. The RGB output on the preview path is compatible with the LCD controller. This module outputs the data in RGB format (LCD compatible) and has scaling capabilities to make it compliant to the LCD display resolution (See Table 38-3 on page 892).

Several input formats such as preprocessed RGB or YCbCr are supported through the data bus interface.

It supports two modes of synchronization:

- 1. The hardware with ISI VSYNC and ISI HSYNC signals
- 2. The International Telecommunication Union Recommendation *ITU-R BT.656-4* Start-of-Active-Video (SAV) and End-of-Active-Video (EAV) synchronization sequence.

Using EAV/SAV for synchronization reduces the pin count (ISI\_VSYNC, ISI\_HSYNC not used). The polarity of the synchronization pulse is programmable to comply with the sensor signals.

Table 38-1. I/O Description


Signal	Dir	Description
ISI_VSYNC	IN	Vertical Synchronization
ISI_HSYNC	IN	Horizontal Synchronization
ISI_DATA[110]	IN	Sensor Pixel Data
ISI_MCK	OUT	Master Clock Provided to the Image Sensor
ISI_PCK	IN	Pixel Clock Provided by the Image Sensor

### 38.2 Embedded Characteristics

- ITU-R BT. 601/656 8-bit mode external interface support
- Support for ITU-R BT.656-4 SAV and EAV synchronization
- Vertical and horizontal resolutions up to 2048 x 2048
- Preview Path up to 640\*480
- Support for packed data formatting for YCbCr 4:2:2 formats
- Preview scaler to generate smaller size image




Figure 38-1. ISI Connection Example



# 38.3 Block Diagram

Figure 38-2. Image Sensor Interface Block Diagram



## 38.4 Functional Description

The Image Sensor Interface (ISI) supports direct connection to the ITU-R BT. 601/656 8-bit mode compliant sensors and up to 12-bit grayscale sensors. It receives the image data stream from the image sensor on the 12-bit data bus.

This module receives up to 12 bits for data, the horizontal and vertical synchronizations and the pixel clock. The reduced pin count alternative for synchronization is supported for sensors that embed SAV (start of active video) and EAV (end of active video) delimiters in the data stream.

The Image Sensor Interface interrupt line is connected to the Advanced Interrupt Controller and can trigger an interrupt at the beginning of each frame and at the end of a DMA frame transfer. If the SAV/EAV synchronization is used, an interrupt can be triggered on each delimiter event.

For 8-bit color sensors, the data stream received can be in several possible formats: YCbCr 4:2:2, RGB 8:8:8, RGB 5:6:5 and may be processed before the storage in memory. The data stream may be sent on both preview path and codec path if the bit ISI\_CDC in the ISI\_CTRL is one. To optimize the bandwidth, the codec path should be enabled only when a capture is required.

In grayscale mode, the input data stream is stored in memory without any processing. The 12-bit data, which represent the grayscale level for the pixel, is stored in memory one or two pixels per word, depending on the GS\_MODE bit in the ISI\_CFG2 register. The codec datapath is not available when grayscale image is selected.

A frame rate counter allows users to capture all frames or 1 out of every 2 to 8 frames.

### 38.4.1 Data Timing

The two data timings using horizontal and vertical synchronization and EAV/SAV sequence synchronization are shown in Figure 38-3 and Figure 38-4.

In the VSYNC/HSYNC synchronization, the valid data is captured with the active edge of the pixel clock (ISI\_PCK), after SFD lines of vertical blanking and SLD pixel clock periods delay programmed in the control register.

The ITU-RBT.656-4 defines the functional timing for an 8-bit wide interface.

There are two timing reference signals, one at the beginning of each video data block SAV (0xFF000080) and one at the end of each video data block EAV(0xFF00009D). Only data sent between EAV and SAV is captured. Horizontal blanking and vertical blanking are ignored. Use of the SAV and EAV synchronization eliminates the ISI\_VSYNC and ISI\_HSYNC signals from the interface, thereby reducing the pin count. In order to retrieve both frame and line synchronization properly, at least one line of vertical blanking is mandatory.

Figure 38-3. HSYNC and VSYNC Synchronization






Figure 38-4. SAV and EAV Sequence Synchronization



### 38.4.2 Data Ordering

The RGB color space format is required for viewing images on a display screen preview, and the YCbCr color space format is required for encoding.

All the sensors do not output the YCbCr or RGB components in the same order. The ISI allows the user to program the same component order as the sensor, reducing software treatments to restore the right format.

Table 38-2. Data Ordering in YCbCr Mode

Mode	Byte 0	Byte 1	Byte 2	Byte 3
Default	Cb(i)	Y(i)	Cr(i)	Y(i+1)
Mode1	Cr(i)	Y(i)	Cb(i)	Y(i+1)
Mode2	Y(i)	Cb(i)	Y(i+1)	Cr(i)
Mode3	Y(i)	Cr(i)	Y(i+1)	Cb(i)

Table 38-3. RGB Format in Default Mode, RGB\_CFG = 00, No Swap

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
DODOO	Byte 0	R7(i)	R6(i)	R5(i)	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)
	Byte 1	G7(i)	G6(i)	G5(i)	G4(i)	G3(i)	G2(i)	G1(i)	G0(i)
RGB 8:8:8	Byte 2	B7(i)	B6(i)	B5(i)	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)
	Byte 3	R7(i+1)	R6(i+1)	R5(i+1)	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)
	Byte 0	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)	G5(i)	G4(i)	G3(i)
DOD 5:0:5	Byte 1	G2(i)	G1(i)	G0(i)	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)
RGB 5:6:5	Byte 2	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)	G5(i+1)	G4(i+1)	G3(i+1)
	Byte 3	G2(i+1)	G1(i+1)	G0(i+1)	B4(i+1)	B3(i+1)	B2(i+1)	B1(i+1)	B0(i+1)

Table 38-4. RGB Format, RGB\_CFG = 10 (Mode 2), No Swap

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
D0D - 0 -	Byte 0	G2(i)	G1(i)	G0(i)	R4(i)	R3(i)	R2(i)	R1(i)	R0(i)
	Byte 1	B4(i)	B3(i)	B2(i)	B1(i)	B0(i)	G5(i)	G4(i)	G3(i)
RGB 5:6:5	Byte 2	G2(i+1)	G1(i+1)	G0(i+1)	R4(i+1)	R3(i+1)	R2(i+1)	R1(i+1)	R0(i+1)
	Byte 3	B4(i+1)	B3(i+1)	B2(i+1)	B1(i+1)	B0(i+1)	G5(i+1)	G4(i+1)	G3(i+1)

Table 38-5. RGB Format in Default Mode, RGB\_CFG = 00, Swap Activated

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
DODOO	Byte 0	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)	R5(i)	R6(i)	R7(i)
	Byte 1	G0(i)	G1(i)	G2(i)	G3(i)	G4(i)	G5(i)	G6(i)	G7(i)
RGB 8:8:8	Byte 2	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	B5(i)	B6(i)	B7(i)
	Byte 3	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)	R5(i+1)	R6(i+1)	R7(i+1)
	Byte 0	G3(i)	G4(i)	G5(i)	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)
DOD E.C.E	Byte 1	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	G0(i)	G1(i)	G2(i)
RGB 5:6:5	Byte 2	G3(i+1)	G4(i+1)	G5(i+1)	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)
	Byte 3	B0(i+1)	B1(i+1)	B2(i+1)	B3(i+1)	B4(i+1)	G0(i+1)	G1(i+1)	G2(i+1)

The RGB 5:6:5 input format is processed to be displayed as RGB 5:6:5 format, compliant with the 16-bit mode of the LCD controller.

#### 38.4.3 Clocks

The sensor master clock (ISI\_MCK) can be generated either by the Advanced Power Management Controller (APMC) through a Programmable Clock output or by an external oscillator connected to the sensor.

None of the sensors embed a power management controller, so providing the clock by the APMC is a simple and efficient way to control power consumption of the system.

Care must be taken when programming the system clock. The ISI has two clock domains, the system bus clock and the pixel clock provided by sensor. The two clock domains are not synchronized, but the system clock must be faster than pixel clock.



### 38.4.4 Preview Path

### 38.4.4.1 Scaling, Decimation (Subsampling)

This module resizes captured 8-bit color sensor images to fit the LCD display format. The resize module performs only downscaling. The same ratio is applied for both horizontal and vertical resize, then a fractional decimation algorithm is applied.

The decimation factor is a multiple of 1/16 and values 0 to 15 are forbidden.

Table 38-6. Decimation Factor

Dec value	0->15	16	17	18	19	 124	125	126	127
Dec Factor	X	1	1.063	1.125	1.188	 7.750	7.813	7.875	7.938

Table 38-7. Decimation and Scaler Offset Values

OUTPUT	INPUT	352*288	640*480	800*600	1280*1024	1600*1200	2048*1536
VGA 640*480	F	NA	16	20	32	40	51
QVGA 320*240	F	16	32	40	64	80	102
CIF 352*288	F	16	26	33	56	66	85
QCIF 176*144	F	32	53	66	113	133	170

Example:


Input 1280\*1024 Output = 640\*480

Hratio = 1280/640 = 2

Vratio = 1024/480 = 2.1333

The decimation factor is 2 so 32/16.

Figure 38-5. Resize Examples



### 38.4.4.2 Color Space Conversion

This module converts YCrCb or YUV pixels to RGB color space. Clipping is performed to ensure that the samples value do not exceed the allowable range. The conversion matrix is defined below and is fully programmable:

$$\begin{bmatrix} R \\ G \\ B \end{bmatrix} = \begin{bmatrix} C_0 & 0 & C_1 \\ C_0 & -C_2 & -C_3 \\ C_0 & C_4 & 0 \end{bmatrix} \times \begin{bmatrix} Y - Y_{off} \\ C_b - C_{boff} \\ C_r - C_{roff} \end{bmatrix}$$

Example of programmable value to convert YCrCb to RGB:

$$\begin{cases} R = 1.164 \cdot (Y - 16) + 1.596 \cdot (C_r - 128) \\ G = 1.164 \cdot (Y - 16) - 0.813 \cdot (C_r - 128) - 0.392 \cdot (C_b - 128) \\ B = 1.164 \cdot (Y - 16) + 2.107 \cdot (C_b - 128) \end{cases}$$

An example of programmable value to convert from YUV to RGB:

$$\begin{cases} R = Y + 1.596 \cdot V \\ G = Y - 0.394 \cdot U - 0.436 \cdot V \\ B = Y + 2.032 \cdot U \end{cases}$$



#### 38.4.4.3 Memory Interface

Preview datapath contains a data formatter that converts 8:8:8 pixel to RGB 5:6:5 format compliant with 16-bit format of the LCD controller. In general, when converting from a color channel with more bits to one with fewer bits, formatter module discards the lower-order bits. Example: Converting from RGB 8:8:8 to RGB 5:6:5, it discards the three LSBs from the red and blue channels, and two LSBs from the green channel. When grayscale mode is enabled, two memory formats are supported. One mode supports two pixels per word, and the other mode supports one pixel per word.

Table 38-8. Grayscale Memory Mapping Configuration for 12-bit Data

GS_MODE	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]
0	P_0[11:4]	P_0[3:0], 0000	P_1[11:4]	P_1[3:0], 0000
1	P_0[11:4]	P_0[3:0], 0000	0	0

#### 38.4.4.4 FIFO and DMA Features

Both preview and Codec datapaths contain FIFOs. These asynchronous buffers are used to safely transfer formatted pixels from Pixel clock domain to AHB clock domain. A video arbiter is used to manage FIFO thresholds and triggers a relevant DMA request through the AHB master interface. Thus, depending on FIFO state, a specified length burst is asserted. Regarding AHB master interface, it supports Scatter DMA mode through linked list operation. This mode of operation improves flexibility of image buffer location and allows the user to allocate two or more frame buffers. The destination frame buffers are defined by a series of Frame Buffer Descriptors (FBD). Each FBD controls the transfer of one entire frame and then optionally loads a further FBD to switch the DMA operation at another frame buffer address. The FBD is defined by a series of three words. The first one defines the current frame buffer address (named DMA\_X\_ADDR register), the second defines control information (named DMA\_X\_CTRL register) and the third defines the next descriptor address (named DMA\_X\_DSCR). DMA transfer mode with linked list support is available for both codec and preview datapath. The data to be transferred described by an FBD requires several burst accesses. In the example below, the use of two ping-pong frame buffers is described.

### 38.4.4.5 Example

The first FBD, stored at address 0x00030000, defines the location of the first frame buffer. This address is programmed in the ISI user interface DMA\_P\_DSCR. To enable Descriptor fetch operation DMA\_P\_CTRL register must be set to 0x00000001. LLI\_0 and LLI\_1 are the two descriptors of the Linked list.

Destination Address: frame buffer ID0 0x02A000 (LLI\_0.DMA\_P\_ADDR)

Transfer 0 Control Information, fetch and writeback: 0x00000003 (LLI\_0.DMA\_P\_CTRL)

Next FBD address: 0x00030010 (LLI\_0.DMA\_P\_DSCR)

Second FBD, stored at address 0x00030010, defines the location of the second frame buffer.


Destination Address: frame buffer ID1 0x0003A000 (LLI\_1.DMA\_P\_ADDR

Transfer 1 Control information fetch and writeback: 0x00000003 (LLI\_1.DMA\_P\_CTRL)

Next FBD address: 0x00030000, wrapping to first FBD (LLI\_1.DMA\_P\_DSCR)

Using this technique, several frame buffers can be configured through the linked list. Figure 38-6 illustrates a typical three frame buffer application. Frame n is mapped to frame buffer 0, frame n+1 is mapped to frame buffer 1, frame n+2 is mapped to Frame buffer 2, further frames wrap. A codec request occurs, and the full-size 4:2:2 encoded frame is stored in a dedicated memory space.

Figure 38-6. Three Frame Buffers Application and Memory Mapping





### 38.4.5 Codec Path

#### 38.4.5.1 Color Space Conversion

Depending on user selection, this module can be bypassed so that input YCrCb stream is directly connected to the format converter module. If the RGB input stream is selected, this module converts RGB to YCrCb color space with the formulas given below:

$$\begin{bmatrix} Y \\ C_r \\ C_b \end{bmatrix} = \begin{bmatrix} C_0 & C_1 & C_2 \\ C_3 & -C_4 & -C_5 \\ -C_6 & -C_7 & C_8 \end{bmatrix} \times \begin{bmatrix} R \\ G \\ B \end{bmatrix} + \begin{bmatrix} Y_{off} \\ Cr_{off} \\ Cb_{off} \end{bmatrix}$$

An example of coefficients is given below:

$$\begin{cases} Y = 0.257 \cdot R + 0.504 \cdot G + 0.098 \cdot B + 16 \\ C_r = 0.439 \cdot R - 0.368 \cdot G - 0.071 \cdot B + 128 \\ C_b = -0.148 \cdot R - 0.291 \cdot G + 0.439 \cdot B + 128 \end{cases}$$

#### 38.4.5.2 Memory Interface

Dedicated FIFOs are used to support packed memory mapping. YCrCb pixel components are sent in a single 32-bit word in a contiguous space (packed). Data is stored in the order of natural scan lines. Planar mode is not supported.

#### 38.4.5.3 DMA Features

Like preview datapath, codec datapath DMA mode uses linked list operation.

# 38.5 Image Sensor Interface (ISI) User Interface

Table 38-9. Register Mapping

Offset	Register Name	Register	Access	Reset Value	
0x00	ISI Configuration 1 Register	ISI_CFG1	Read/Write	0x00000000	
0x04	ISI Configuration 2 Register	ISI_CFG2	Read/Write	0x0000000	
0x08	ISI Preview Size Register	ISI_PSIZE	Read/Write	0x00000000	
0x0C	ISI Preview Decimation Factor Register	ISI_PDECF	Read/Write	0x0000010	
0x10	ISI CSC YCrCb To RGB Set 0 Register	ISI_Y2R_SET0	Read/Write	0x6832CC95	
0x14	ISI CSC YCrCb To RGB Set 1 Register	ISI_Y2R_SET1	Read/Write	0x00007102	
0x18	ISI CSC RGB To YCrCb Set 0 Register	ISI_R2Y_SET0	Read/Write	0x01324145	
0x1C	ISI CSC RGB To YCrCb Set 1 Register	ISI_R2Y_SET1	Read/Write	0x01245E38	
0x20	ISI CSC RGB To YCrCb Set 2 Register	ISI_R2Y_SET2	Read/Write	0x01384A4B	
0x24	ISI Control Register	ISI_CTRL	Write-only	_	
0x28	ISI Status Register	ISI_STATUS	Read-only	0x0000000	
0x2C	ISI Interrupt Enable Register	ISI_INTEN	Write-only	_	
0x30	ISI Interrupt Disable Register	ISI_INTDIS	Write-only	_	
0x34	ISI Interrupt Mask Register	ISI_INTMASK	Read-only	0x0000000	
0x38	DMA Channel Enable Register	DMA_CHER	Write-only	_	
0x3C	DMA Channel Disable Register	DMA_CHDR	Write-only	_	
0x40	DMA Channel Status Register	DMA_CHSR	Read-only	0x0000000	
0x44	DMA Preview Base Address Register	DMA_P_ADDR	Read/Write	0x0000000	
0x48	DMA Preview Control Register	DMA_P_CTRL	Read/Write	0x0000000	
0x4C	DMA Preview Descriptor Address Register	DMA_P_DSCR	Read/Write	0x0000000	
0x50	DMA Codec Base Address Register	DMA_C_ADDR	Read/Write	0x0000000	
0x54	DMA Codec Control Register	DMA_C_CTRL	Read/Write	0x0000000	
0x58	DMA Codec Descriptor Address Register	DMA_C_DSCR	Read/Write	0x00000000	
0x5C-0xE0	Reserved	_	_	_	
0xE4	Write Protection Control Register	ISI_WPCR	Read/Write	0x00000000	
0xE8	Write Protection Status Register	ISI_WPSR	Read-only	0x00000000	
0xEC-0xF8	Reserved	_	_	_	
0xFC	Reserved	_	_	_	

Note: Several parts of the ISI controller use the pixel clock provided by the image sensor (ISI\_PCK). Thus the user must first program the image sensor to provide this clock (ISI\_PCK) before programming the Image Sensor Controller.



### 38.5.1 ISI Configuration 1 Register

Name: ISI CFG1

Access:	Read/Write							
31	30 29		28	27	26	25	24	
SFD								
23	22	21	20	19	18	17	16	
	SLD							
15	14	13	12	11	10	9	8	
_	THM	ASK	FULL	DISCR	FRATE			
7	6	5	4	3	2	1	0	
CRC_SYNC	EMB_SYNC	-	PIXCLK_POL	VSYNC_POL	HSYNC_POL	-	-	

### HSYNC\_POL: Horizontal Synchronization Polarity

0: HSYNC active high.

1: HSYNC active low.

### VSYNC\_POL: Vertical Synchronization Polarity

0: VSYNC active high.

1: VSYNC active low.

### PIXCLK\_POL: Pixel Clock Polarity

0: Data is sampled on rising edge of pixel clock.

1: Data is sampled on falling edge of pixel clock.

#### • EMB SYNC: Embedded Synchronization

0: Synchronization by HSYNC, VSYNC.

1: Synchronization by embedded synchronization sequence SAV/EAV.

#### CRC\_SYNC: Embedded Synchronization Correction

0: No CRC correction is performed on embedded synchronization.

1: CRC correction is performed. if the correction is not possible, the current frame is discarded and the CRC\_ERR is set in the status register.

### • FRATE: Frame Rate [0..7]

0: All the frames are captured, else one frame every FRATE+1 is captured.

### • DISCR: Disable Codec Request

0: Codec datapath DMA interface requires a request to restart.

1: Codec datapath DMA automatically restarts.

### • FULL: Full Mode is Allowed

1: Both codec and preview datapaths are working simultaneously.

# • THMASK: Threshold Mask

- 0: Only 4 beats AHB burst are allowed.
- 1: Only 4 and 8 beats AHB burst are allowed.
- 2: 4, 8 and 16 beats AHB burst are allowed.

# • SLD: Start of Line Delay

SLD pixel clock periods to wait before the beginning of a line.

# • SFD: Start of Frame Delay

SFD lines are skipped at the beginning of the frame.



# 38.5.2 ISI Configuration 2 Register

Name: ISI\_CFG2
Access: Read/Write

31	30	29	28	27	26	25	24										
RGB_	_CFG	YCC_	SWAP	-		IM_HSIZE											
23	22	21	20	19	18	17	16										
	IM_HSIZE																
15	14	13	12	11	10	9	8										
COL_SPACE	RGB_SWAP	GRAYSCALE	RGB_MODE	GS_MODE		IM_VSIZE											
7	6	5	4	3	2	1	0										
			IM_V	SIZE			IM_VSIZE										

# • IM\_VSIZE: Vertical Size of the Image Sensor [0..2047]

Vertical size = IM\_VSIZE + 1.

### • GS\_MODE

0: 2 pixels per word.

1: 1 pixel per word.

# • RGB\_MODE: RGB Input Mode

0: RGB 8:8:8 24 bits.

1: RGB 5:6:5 16 bits.

### • GRAYSCALE

0: Grayscale mode is disabled.

1: Input image is assumed to be grayscale coded.

### RGB\_SWAP

0: D7 -> R7.

1: D0 -> R7.

The RGB\_SWAP has no effect when the grayscale mode is enabled.

### COL\_SPACE: Color Space for the Image Data

0: YCbCr.

1: RGB.

# • IM\_HSIZE: Horizontal Size of the Image Sensor [0..2047]

Horizontal size = IM\_HSIZE + 1.

# • YCC\_SWAP: Defines the YCC Image Data

YCC_SWAP	Byte 0	Byte 1	Byte 2	Byte 3
00: Default	Cb(i)	Y(i)	Cr(i)	Y(i+1)
01: Mode1	Cr(i)	Y(i)	Cb(i)	Y(i+1)
10: Mode2	Y(i)	Cb(i)	Y(i+1)	Cr(i)
11: Mode3	Y(i)	Cr(i)	Y(i+1)	Cb(i)

# • RGB\_CFG: Defines RGB Pattern when RGB\_MODE is set to 1

RGB_CFG	Byte 0	Byte 1	Byte 2	Byte 3
00: Default	R/G(MSB)	G(LSB)/B	R/G(MSB)	G(LSB)/B
01: Mode1	B/G(MSB)	G(LSB)/R	B/G(MSB)	G(LSB)/R
10: Mode2	G(LSB)/R	B/G(MSB)	G(LSB)/R	B/G(MSB)
11: Mode3	G(LSB)/B	R/G(MSB)	G(LSB)/B	R/G(MSB)

If RGB\_MODE is set to RGB 8:8:8, then RGB\_CFG = 0 implies RGB color sequence, else it implies BGR color sequence.



# 38.5.3 ISI Preview Register

Name: ISI\_PSIZE Access: Read/Write PREV\_HSIZE PREV\_HSIZE PREV\_VSIZE

PREV\_VSIZE

# PREV\_VSIZE: Vertical Size for the Preview Path

Vertical Preview size = PREV\_VSIZE + 1 (480 max only in RGB mode).

# • PREV\_HSIZE: Horizontal Size for the Preview Path

Horizontal Preview size = PREV\_HSIZE + 1 (640 max only in RGB mode).

# 38.5.4 ISI Preview Decimation Factor Register

ISI\_PDECF Name: Access: Read/Write DEC\_FACTOR

# • DEC\_FACTOR: Decimation Factor

DEC\_FACTOR is 8-bit width, range is from 16 to 255. Values from 0 to 16 do not perform any decimation.



# 38.5.5 ISI Color Space Conversion YCrCb to RGB Set 0 Register

ISI\_Y2R\_SET0 Read/Write Access: C3 C1

C0

# • C0: Color Space Conversion Matrix Coefficient C0

C0 element default step is 1/128, ranges from 0 to 1.9921875.

# • C1: Color Space Conversion Matrix Coefficient C1

C1 element default step is 1/128, ranges from 0 to 1.9921875.

# • C2: Color Space Conversion Matrix Coefficient C2

C2 element default step is 1/128, ranges from 0 to 1.9921875.

# • C3: Color Space Conversion Matrix Coefficient C3

C3 element default step is 1/128, ranges from 0 to 1.9921875.

Name:

# 38.5.6 ISI Color Space Conversion YCrCb to RGB Set 1 Register

Name: ISI\_Y2R\_SET1

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	Cboff	Croff	Yoff	-	_	_	C4

C4

# • C4: Color Space Conversion Matrix Coefficient C4

C4 element default step is 1/128, ranges from 0 to 3.9921875.

- Yoff: Color Space Conversion Luminance Default Offset
- 0: No offset.
- 1: Offset = 128.
- Croff: Color Space Conversion Red Chrominance Default Offset
- 0: No offset.
- 1: Offset = 16.
- Cboff: Color Space Conversion Blue Chrominance Default Offset
- 0: No offset.
- 1: Offset = 16.



# 38.5.7 ISI Color Space Conversion RGB to YCrCb Set 0 Register

Name: ISI\_R2Y\_SET0
Access: Read/Write

Access.	rtead/ville						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	Roff
23	22	21	20	19	18	17	16
			С	2			
15	14	13	12	11	10	9	8
			C	:1			
7	6	5	4	3	2	1	0
	•	•	C	0			

# • C0: Color Space Conversion Matrix Coefficient C0

C0 element default step is 1/256, from 0 to 0.49609375.

# • C1: Color Space Conversion Matrix Coefficient C1

C1 element default step is 1/128, from 0 to 0.9921875.

### • C2: Color Space Conversion Matrix Coefficient C2

C2 element default step is 1/512, from 0 to 0.2480468875.

# • Roff: Color Space Conversion Red Component Offset

0: No offset.

1: Offset = 16.

# 38.5.8 ISI Color Space Conversion RGB to YCrCb Set 1 Register

Name: ISI\_R2Y\_SET1

Access: Read/Write

31	30	29	28	27	26	25	24				
_	_	_	_	_	_	-	Goff				
23	22	21	20	19	18	17	16				
C5											
15	14	13	12	11	10	9	8				
			С	4							
7	6	5	4	3	2	1	0				
	C3										

# • C3: Color Space Conversion Matrix Coefficient C3

C0 element default step is 1/128, ranges from 0 to 0.9921875.

# • C4: Color Space Conversion Matrix Coefficient C4

C1 element default step is 1/256, ranges from 0 to 0.49609375.

# • C5: Color Space Conversion Matrix Coefficient C5

C1 element default step is 1/512, ranges from 0 to 0.2480468875.

# • Goff: Color Space Conversion Green Component Offset

0: No offset.

1: Offset = 128.



# 38.5.9 ISI Color Space Conversion RGB to YCrCb Set 2 Register

Name: ISI\_R2Y\_SET2
Access: Read/Write

31	30	29	28	27	26	25	24				
_	-	_	_	_	-	_	Boff				
23	22	21	20	19	18	17	16				
	C8										
15	14	13	12	11	10	9	8				
			С	7							
7	6	5	4	3	2	1	0				
C6											

# • C6: Color Space Conversion Matrix Coefficient C6

C6 element default step is 1/512, ranges from 0 to 0.2480468875.

# • C7: Color Space Conversion Matrix Coefficient C7

C7 element default step is 1/256, ranges from 0 to 0.49609375.

# • C8: Color Space Conversion Matrix Coefficient C8

C8 element default step is 1/128, ranges from 0 to 0.9921875.

# • Boff: Color Space Conversion Blue Component Offset

0: No offset.

1: Offset = 128.

### 38.5.10 ISI Control Register

Name -

ICI CTDI

Name:	151_C1KL						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	-	-	_	_	-
23	22	21	20	19	18	17	16
		Z 1		19	10	17	10
_	_	-	_	-	_	_	_
15	14	13	12	11	10	9	8
_	_	-	_	-	_	-	ISI_CDC
7	6	5	4	3	2	1	0
_	_	_	_	_	ISI_SRST	ISI_DIS	ISI_EN

# • ISI\_EN: ISI Module Enable Request

Write one to this field to enable the module. Software must poll ENABLE field in the ISI\_STATUS register to verify that the command has successfully completed.

# • ISI\_DIS: ISI Module Disable Request

Write one to this field to disable the module. If both ISI\_EN and ISI\_DIS are asserted at the same time, the disable request is not taken into account. Software must poll DIS\_DONE field in the ISI\_STATUS register to verify that the command has successfully completed.

### • ISI\_SRST: ISI Software Reset Request

Write one to this field to request a software reset of the module. Software must poll SRST field in the ISI\_STATUS register to verify that the software request command has terminated.

### • ISI\_CDC: ISI Codec Request

Write one to this field to enable the codec datapath and capture a Full resolution Frame. A new request cannot be taken into account while CDC\_PND bit is active in the ISI\_STATUS register.



### 38.5.11 ISI Status Register

Name: ISI\_SR
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	-	_	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
_	_	_	_	SIP	_	CXFR_DONE	PXFR_DONE
							_
15	14	13	12	11	10	9	8
_	_	_	_	_	VSYNC	_	CDC_PND
							_
7	6	5	4	3	2	1	0
_	_	_	_	_	SRST	DIS_DONE	ENABLE

### ENABLE (this bit is a status bit)

0: Module is enabled.

1: Module is disabled.

### DIS\_DONE: Module Disable Request has Terminated

1: Disable request has completed. This flag is reset after a read operation.

# • SRST: Module Software Reset Request has Terminated

1: Software reset request has completed. This flag is reset after a read operation.

#### CDC\_PND: Pending Codec Request (this bit is a status bit)

0: Indicates that no Codec request is pending.

1: Indicates that the request has been taken into account but cannot be serviced within the current frame. The operation is postponed to the next frame.

#### VSYNC: Vertical Synchronization

1: Indicates that a Vertical synchronization has been detected since the last read of the status register.

#### • PXFR DONE: Preview DMA Transfer has Terminated.

When set to one, this bit indicates that the DATA transfer on the preview channel has completed. This flag is reset after a read operation.

#### CXFR DONE: Codec DMA Transfer has Terminated.

When set to one, this bit indicates that the DATA transfer on the codec channel has completed. This flag is reset after a read operation.

# • SIP: Synchronization in Progress (this is a status bit)

When the status of the preview or codec DMA channel is modified, a minimum amount of time is required to perform the clock domain synchronization. This bit is set when this operation occurs. No modification of the channel status is allowed when this bit is set, to guarantee data integrity.



# • P\_OVR: Preview Datapath Overflow

0: No overflow

1: An overrun condition has occurred in input FIFO on the preview path. The overrun happens when the FIFO is full and an attempt is made to write a new sample to the FIFO. This flag is reset after a read operation.

# • C\_OVR: Codec Datapath Overflow

0: No overflow

1: An overrun condition has occurred in input FIFO on the codec path. The overrun happens when the FIFO is full and an attempt is made to write a new sample to the FIFO. This flag is reset after a read operation.

# • CRC\_ERR: CRC Synchronization Error

0: No CRC error in the embedded synchronization frame (SAV/EAV)

1: The CRC\_SYNC is enabled in the control register and an error has been detected and not corrected. The frame is discarded and the ISI waits for a new one. This flag is reset after a read operation.

### • FR\_OVR: Frame Rate Overrun

0: No frame overrun.

1: Frame overrun, the current frame is being skipped because a vsync signal has been detected while flushing FIFOs. This flag is reset after a read operation.



# 38.5.12 ISI Interrupt Enable Register

Name: ISI\_IER
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
_	_	_	_	_	_	CXFR_DONE	PXFR_DONE
•							_
15	14	13	12	11	10	9	8
_	_	_	_	_	VSYNC	_	_
•							_
7	6	5	4	3	2	1	0
_	_	-	-	_	SRST	DIS_DONE	_

- DIS\_DONE: Disable Done Interrupt Enable
- SRST: Software Reset Interrupt Enable
- VSYNC: Vertical Synchronization Interrupt Enable
- PXFR\_DONE: Preview DMA Transfer Done Interrupt Enable
- CXFR\_DONE: Codec DMA Transfer Done Interrupt Enable
- P\_OVR: Preview Datapath Overflow Interrupt Enable
- C\_OVR: Codec Datapath Overflow Interrupt Enable
- CRC\_ERR: Embedded Synchronization CRC Error Interrupt Enable
- FR\_OVR: Frame Rate Overflow Interrupt Enable

# 38.5.13 ISI Interrupt Disable Register

Name: ISI\_IDR
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
_	_	_	_	_	_	CXFR_DONE	PXFR_DONE
•							_
15	14	13	12	11	10	9	8
_	_	_	_	_	VSYNC	_	_
•							_
7	6	5	4	3	2	1	0
_	_	-	-	_	SRST	DIS_DONE	_

• DIS\_DONE: Disable Done Interrupt Disable

• SRST: Software Reset Interrupt Disable

• VSYNC: Vertical Synchronization Interrupt Disable

• PXFR\_DONE: Preview DMA Transfer Done Interrupt Disable

• CXFR\_DONE: Codec DMA Transfer Done Interrupt Disable

• P\_OVR: Preview Datapath Overflow Interrupt Disable

• C\_OVR: Codec Datapath Overflow Interrupt Disable

• CRC\_ERR: Embedded Synchronization CRC Error Interrupt Disable

• FR\_OVR: Frame Rate Overflow Interrupt Disable



# 38.5.14 ISI Interrupt Mask Register

Name: ISI\_IMR
Access: Read/Write

, 100000.	rtodd, rriito						
31	30	29	28	27	26	25	24
_	_	-	_	FR_OVR	CRC_ERR	C_OVR	P_OVR
23	22	21	20	19	18	17	16
_	_	_	_	_	_	CXFR_DONE	PXFR_DONE
15	14	13	12	11	10	9	8
_	-	-	_	_	VSYNC	_	-
7	6	5	4	3	2	1	0
_	_	_	_	_	SRST	DIS_DONE	_

### • DIS\_DONE: Module Disable Operation Completed

0: The disable completed interrupt is disabled.

1: The disable completed interrupt is enabled.

#### SRST: Software Reset Completed

0: The software reset completed interrupt is disabled.

1: The software reset completed interrupt is enabled.

### VSYNC: Vertical Synchronization

0: The vertical synchronization interrupt is enabled.

1: The vertical synchronization interrupt is disabled.

#### • PXFR DONE: Preview DMA Transfer Interrupt

0: The Preview DMA transfer completed interrupt is enabled

1: The Preview DMA transfer completed interrupt is disabled

#### CXFR\_DONE: Codec DMA Transfer Interrupt

0: The Codec DMA transfer completed interrupt is enabled

1: The Codec DMA transfer completed interrupt

### • P\_OVR: FIFO Preview Overflow

0: The preview FIFO overflow interrupt is disabled.

1: The preview FIFO overflow interrupt is enabled.

# • P\_OVR: FIFO Codec Overflow

0: The codec FIFO overflow interrupt is disabled.

1: The codec FIFO overflow interrupt is enabled.

### • CRC\_ERR: CRC Synchronization Error

0: The crc error interrupt is disabled.

1: The crc error interrupt is enabled.

# • FR\_OVR: Frame Rate Overrun

0: The frame overrun interrupt is disabled.

1: The frame overrun interrupt is enabled.



# 38.5.15 DMA Channel Enable Register

Name:	DMA_CHER						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
			_	_		_	
7	6	5	4	3	2	1	0
_	-	_	_	_	_	C_CH_EN	P_CH_EN

# • P\_CH\_EN: Preview Channel Enable

Write one to this field to enable the preview DMA channel.

# • C\_CH\_EN: Codec Channel Enable

Write one to this field to enable the codec DMA channel.

# 38.5.16 DMA Channel Disable Register

Name: Access:	DMA_CHDR Write-only						
31	30	29	28	27	26	25	24
_	-	-	_	_	_	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	-	_	C_CH_DIS	P_CH_DIS

# • P CH DIS

Write one to this field to disable the channel. Poll P\_CH\_S in DMA\_CHSR to verify that the preview channel status has been successfully modified.

# • C\_CH\_DIS

Write one to this field to disabled the channel. Poll C\_CH\_S in DMA\_CHSR to verify that the codec channel status has been successfully modified.



# 38.5.17 DMA Channel Status Register

DMA\_CHSR Access: Read-only 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15	14	13	12	11	10	9	8
-		_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	C_CH_S	P CH S

# • P\_CH\_S:

Name:

0: indicates that the Preview DMA channel is disabled

1: indicates that the Preview DMA channel is enabled.

# • C\_CH\_S:

0: indicates that the Codec DMA channel is disabled.

1: indicates that the Codec DMA channel is enabled.

# 38.5.18 DMA Preview Base Address Register

Name: DMA\_P\_ADDR Access: Read/Write P\_ADDR P\_ADDR P\_ADDR P\_ADDR



<sup>•</sup> P\_ADDR: Preview Image Base Address. (This address is word aligned.)

# 38.5.19 DMA Preview Control Register

Name: DMA\_P\_CTRL
Access: Read/Write

Access:	Read/vvrite						
31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	1	_	_
							_
15	14	13	12	11	10	9	8
_	-	_	_	_	ı	_	-
7	6	5	4	3	2	1	0
	<del>-</del>		· -	P_DONE	P_IEN	P_WB	P_FETCH
				50112	' _'-''	****	21011

### • P\_FETCH: Descriptor Fetch Control Field

0: Preview channel fetch operation is disabled.

1: Preview channel fetch operation is enabled.

### • P\_WB: Descriptor Writeback Control Field

0: Preview channel writeback operation is disabled.

1: Preview channel writeback operation is enabled.

### P\_IEN: Transfer Done Flag Control

0: Preview Transfer done flag generation is enabled.

1: Preview Transfer done flag generation is disabled.

### • P\_DONE: (This field is only updated in the memory.)

0: The transfer related to this descriptor has not been performed.

1: The transfer related to this descriptor has completed. This field is updated in memory at the end of the transfer, when writeback operation is enabled.

# 38.5.20 DMA Preview Descriptor Address Register

DMA\_P\_DSCR Name: Access: Read/Write P\_DSCR P\_DSCR P\_DSCR P\_DSCR



<sup>•</sup> P\_DSCR: Preview Descriptor Base Address (This address is word aligned.)

# 38.5.21 DMA Codec Base Address Register

Name:	DMA_C_ADDR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			C_A	DDR			
23	22	21	20	19	18	17	16
			C_A	DDR			
15	14	13	12	11	10	9	8
			C_A	DDR			
7	6	5	4	3	2	1	0
		C_A	DDR			-	_

<sup>•</sup> C\_ADDR: Codec Image Base Address (This address is word aligned.)

# 38.5.22 DMA Codec Control Register

Name: DMA\_C\_CTRL
Access: Read/Write

ACCESS.	iteau/vviile						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
-			-		-		

C DONE

C\_IEN

C WB

C\_FETCH

# • C\_FETCH: Descriptor Fetch Control Field

0: Codec channel fetch operation is disabled.

1: Codec channel fetch operation is enabled.

### • C\_WB: Descriptor Writeback Control Field

0: Codec channel writeback operation is disabled.

1: Codec channel writeback operation is enabled.

# • C\_IEN: Transfer Done flag control

0: Codec Transfer done flag generation is enabled.

1: Codec Transfer done flag generation is disabled.

# • C\_DONE: (This field is only updated in the memory.)

0: The transfer related to this descriptor has not been performed.

1: The transfer related to this descriptor has completed. This field is updated in memory at the end of the transfer, when. writeback operation is enabled.



# 38.5.23 DMA Codec Descriptor Address Register

Name: Access:	DMA_C_DSCR Read/Write						
31	30	29	28	27	26	25	24
			C_D	SCR			
23	22	21	20	19	18	17	16
			C_D	SCR			
15	14	13	12	11	10	9	8
			C_D	SCR			
7	6	5	4	3	2	1	0
	·	C_D	SCR	·		_	_

<sup>•</sup> C\_DSCR: Codec Descriptor Base Address (This address is word aligned.)

# 38.5.24 ISI Write Protection Control

Name: ISI WPCR Access: Read/Write WP\_KEY (0x49 => "I") WP\_KEY (0x53 => "S") WP\_KEY (0x49 => "I") WP\_EN

# • WP PEN: Write Protection Enable

0: Disables the Write Protection if WP\_KEY corresponds.

# • WP\_KEY: Write Protection KEY Password

Should be written at value **0x495349** (ASCII code for "ISI"). Writing any other value in this field has no effect.



<sup>1:</sup> Enables the Write Protection if WP\_KEY corresponds.

# 38.5.25 ISI Write Protection Status

Name: ISI\_WPSR
Access: Read/Write

31	30	29	28	27	26	25	24	
-	-	-	-	-	-	-	-	
23	22	21	20	19	18	17	16	
		WP_VSR						
15	14	13	12	11	10	9	8	
			WP_\	/SRC				
	_	_	4	2	0	4	0	
7	6	5	4	. 3	WP <sub>.</sub>	1	U	

# • WP\_VS: Write Protection Violation Status

	Val	ue		Description
0	0	0	0	No Write Protection Violation occurred since the last read of this register (WP_SR).
0	0	0	1	Write Protection detected unauthorized attempt to write a control register had occurred (since the last read).
0	0	1	0	Software reset had been performed while Write Protection was enabled (since the last read).
0	0	1	1	Both Write Protection violation and software reset with Write Protection enabled had occurred since the last read.
Ot	her	valu	Jе	Reserved

# • WP\_VSRC: Write Protection Violation Source

Value Description			Description	
0	0	0	0	No Write Protection Violation occurred since the last read of this register (WP_SR).
0	0	0	1	Write access in ISI_CFG1 while Write Protection was enabled (since the last read).
0	0	1	0	Write access in ISI_CFG2 while Write Protection was enabled (since the last read).
0	0	1	1	Write access in ISI_PSIZE while Write Protection was enabled (since the last read).
0	1	0	0	Write access in ISI_PDECF while Write Protection was enabled (since the last read).
0	1	0	1	Write access in ISI_Y2R_SET0 while Write Protection was enabled (since the last read).
0	1	1	0	Write access in ISI_Y2R_SET1 while Write Protection was enabled (since the last read).
0	1	1	1	Write access in ISI_R2Y_SET0 while Write Protection was enabled (since the last read).
1	0	0	0	Write access in ISI_R2Y_SET1 while Write Protection was enabled (since the last read).
1	0	0	1	Write access in ISI_R2Y_SET2 while Write Protection was enabled (since the last read).
Ot	her	valu	ıe	Reserved

# 39. Touchscreen ADC Controller (TSADCC)

# 39.1 Description

The Touchscreen ADC Controller is based on a Successive Approximation Register (SAR) 10-bit Analog-to-Digital Converter (ADC). It also integrates:

- an 8-to-1 analog multiplexer for analog-to-digital conversions of up to 8 analog lines
- 4 power switches that measure both axis positions on the resistive touchscreen panel
- 1 additional power switch and an embedded resistor that detects pen-interrupt and pen loss

The conversions extend from 0V to TSADVREF.

The TSADCC supports an 8-bit or 10-bit resolution mode, and conversion results are reported in a common register for all channels, as well as in a channel-dedicated register.

Conversions can be started for all enabled channels, either by a software trigger, by detection of a rising edge on the external trigger pin TSADTRG or by an integrated programmable timer. When the Touchscreen is enabled, a timer-triggered sequencer automatically configures the power switches, performs the conversions and stores the results in dedicated registers.

The TSADCC also integrates a Sleep Mode and a Pen-Detect Mode and connects with one PDC channel. These features reduce both power consumption and processor intervention.

The TSADCC timings, like the Startup Time and Sample and Hold Time, are fully configurable.




# 39.2 Embedded Characteristics

- 8-channel 10-bit Analog-to-Digital Converter
- Glueless interface with Resistive Touchscreen Panel, Allowing
  - Touchscreen Position Measurement
  - Pressure Measurement
  - Pen Detection and Pen Loss Detection
- Embeds
  - 8-to-1 Multiplexer for Selection of the Analog Input
  - Five Low-resistance Power Switches
  - Pull-down Resistance for Pen-interrupt Detection
- Integrated Enhanced Sequencer Supporting
  - ADC Mode
  - Touchscreen Mode
  - Interleaved Mode
  - Manual Mode
- Sleep Mode
  - Automatic Wakeup on Trigger and Back to Sleep Mode when sequence is performed
- Numerous Trigger Sources
  - Software
  - Embedded 16-bit Timer for Periodic Trigger
  - Pen Detect Trigger
  - Continuous Trigger
  - External Trigger, Rising, Falling or Any-edge Trigger
- Programmable ADC Timings
  - Programmable ADC Clock
  - Programmable Startup Time
  - Programmable Sample and Hold Time, Independent for Analog and Touchscreen Inputs



# 39.3 Block Diagram

Figure 39-1. TSADCC Block Diagram



GPADx: last general-purpose ADC channel defined by the number of channels

# 39.4 Signal Description

Table 39-1. TSADCC Pin Description

Pin Name	Description
VDDANA	Analog power supply
TSADVREF	Reference voltage
AD0X <sub>P</sub>	Analog input channel 0 or Touchscreen Top channel
AD1X <sub>M</sub>	Analog input channel 1 or Touchscreen Bottom channel
AD2Y <sub>P</sub>	Analog input channel 2 or Touchscreen Right channel
AD3Y <sub>M</sub>	Analog input channel 3 or Touchscreen Left channel
GPAD4-GPAD7	General-purpose analog input channels 4 to 7
TSADTRG	External trigger



# 39.5 Product Dependencies

#### 39.5.1 Power Management

The TSADC controller is not continuously clocked. The programmer must first enable the TSADC controller Clock in the Power Management Controller (PMC) before using the TSADC controller. However, if the application does not require TSADC controller operations, the TSADC controller clock can be stopped when not needed and be restarted later.

Configuring the TSADC controller does not require the TSADC controller clock to be enabled.

### 39.5.2 Interrupt Sources

The TSADCC interrupt line is connected on one of the internal sources of the Advanced Interrupt Controller. Using the TSADCC interrupt requires the AIC to be programmed first.

Table 39-2. Peripheral IDs

Instance	ID
TSADCC	20

### 39.5.3 Analog Inputs

The analog input pins can be multiplexed with PIO lines. In this case, the assignment of the TSADCC input is automatically done as soon as the corresponding channel is enabled by writing the register TSADCC\_CHER. By default, after reset, the PIO lines are configured as input with its pull-up enabled and the TSADCC inputs are connected to the GND.

#### 39.5.4 I/O Lines

The pin TSADTRG may be shared with other peripheral functions through the PIO Controller. In this case, the PIO Controller should be set accordingly to assign the pin TSADTRG to the TSADCC function.

Table 39-3. I/O Lines

Instance	Signal	I/O Line	Peripheral
TSADCC	TSADTRG	PD28	A

#### 39.5.5 Conversion Performances

For performance and electrical characteristics of the TSADCC, see the section "Electrical Characteristics" of the datasheet.

# 39.6 Analog-to-digital Converter Functional Description

The TSADCC embeds a Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). The ADC supports 8-bit or 10-bit resolutions.

The conversion is performed on a full range between 0V and the reference voltage pin TSADVREF. Analog inputs between these voltages convert to values based on a linear conversion.

#### 39.6.1 ADC Resolution

The ADC supports 8-bit or 10-bit resolutions. The 8-bit selection is performed by setting the bit LOWRES in the TSADCC Mode Register. See Section 39.11.2 "TSADCC Mode Register" on page 949.

By default, after a reset, the resolution is the highest and the DATA field in the "TSADCC Channel Data Register x (x = 0..7)" are fully used.



By setting the bit LOWRES, the ADC switches in the lowest resolution and the conversion results can be read in the eight lowest significant bits of the data registers. The two highest bits of the DATA field in the corresponding TSADCC\_CDR and of the LDATA field in the TSADCC\_LCDR read 0.

Moreover, when a PDC channel is connected to the TSADCC, 10-bit resolution sets the transfer request sizes to 16-bit. Setting the bit LOWRES automatically switches to 8-bit data transfers. In this case, the destination buffers are optimized.

All the conversions for the Touchscreen forces the ADC in 10-bit resolution, regardless of the LOWRES setting. Further details are given in the section "Operating Modes" on page 940.

#### 39.6.2 ADC Clock

The TSADCC uses the ADC Clock to perform conversions. Converting a single analog value to a 10-bit digital data requires Sample and Hold Clock cycles as defined in the field SHTIM of the "TSADCC Mode Register" and 10 ADC Clock cycles. The ADC Clock frequency is selected in the PRESCAL field of the "TSADCC Mode Register".

The ADC clock range is between MCK/2, if PRESCAL is 0, and MCK/128, if PRESCAL is set to 63 (0x3F). PRESCAL must be programmed in order to provide an ADC clock frequency according to the maximum sampling rate parameter given in the "Electrical Characteristics" section.

#### 39.6.3 Sleep Mode

The TSADCC Sleep Mode maximizes power saving by automatically deactivating the Analog-to-Digital Converter cell when it is not being used for conversions. Sleep Mode is enabled by setting the bit SLEEP in "TSADCC Mode Register".

The SLEEP of the ADC is automatically managed by the conversion sequencer, which can automatically process the conversions of all channels at lowest power consumption.

When a trigger occurs, the Analog-to-Digital Converter cell is automatically activated. As the analog cell requires a start-up time, the logic waits during this time and then starts the conversion on the enabled channels. When all conversions are complete, the ADC is deactivated until the next trigger.

### 39.6.4 Startup Time

The Touchscreen ADC has a minimal Startup Time when it exits the Sleep Mode. As the ADC Clock depends on the application, the user has to program the field STARTUP in the "TSADCC Mode Register", which defines how many ADC Clock cycles to wait before performing the first conversion of the sequence.

The field STARTUP can define a Startup Time between 8 and 1024 ADC Clock cycles by steps of 8.

The user must assure that ADC Startup Time given in the section "Electrical Characteristics" is covered by this wait time.

#### 39.6.5 Sample and Hold Time

In the same way, a minimal Sample and Hold Time is necessary for the TSADCC to guarantee the best converted final value between selection of two channels. This time depends on the input impedance of the analog input, but also on the output impedance of the driver providing the signal to the analog input, as there is no input buffer amplifier.

The Sample and Hold time has to be programmed through the bitfields SHTIM in the "TSADCC Mode Register" and TSSHTIM in the "TSADCC Touchscreen Register".

The field SHTIM defines the number of ADC Clock cycles for an analog input, while the field TSSHTIM defines the number of ADC Clock cycles for a Touchscreen input.

These both fields can define a Sample and Hold time between 1 and 16 ADC Clock cycles.



The field TSSHTIM defines also the time the power switches of the Touchscreen are closed when the TSADCC performs a conversion for the Touchscreen.

### 39.7 Touchscreen


### 39.7.1 Resistive Touchscreen Principles

A resistive touchscreen is based on two resistive films, each one being fitted with a pair of electrodes, placed at the top and bottom on one film, and on the right and left on the other. Between the two, there is a layer that acts as an insulator, but also enables contact when you press the screen. This is illustrated in Figure 39-2.

The TSADC controller has the ability to perform without external components:

- Position Measurement
- Pressure Measurement
- Pen Detection

Figure 39-2. Touchscreen Position Measurement



#### 39.7.2 Position Measurement Method

As shown in Figure 39-2, to detect the position of a contact, a supply is first applied from top to bottom. Due to the linear resistance of the film, there is a voltage gradient from top to bottom. When a contact is performed on the screen, the voltage propagates at the point the two surfaces come into contact with the second film. If the input impedance on the right and left electrodes sense is high enough, the film does not affect this voltage, despite its resistive nature.

For the horizontal direction, the same method is used, but by applying supply from left to right. The range depends on the supply voltage and on the loss in the switches that connect to the top and bottom electrodes.

In an ideal world (linear, with no loss through switches), the horizontal position is equal to:

$$VY_M / VDD$$
 or  $VY_P / VDD$ .

The proposed implementation with on-chip power switches is shown in Figure 39-3. The voltage measurement at the output of the switch compensates for the switches loss.




It is possible to correct for the switch loss by performing the operation:

$$[VY_P - VX_M] / [VX_P - VX_M].$$

This requires additional measurements, as shown in Figure 39-3.

Figure 39-3. Touchscreen Switches Implementation






# 39.7.3 Pressure Measurement Method

The method to measure the pressure (Rp) applied to the touchscreen is based on the knowledge of the X-Panel resistance (Rxp).

Three conversions (Xpos,Z1,Z2) are necessary to determine the value of Rp (Zaxis resistance).

Rp = Rxp\*(Xpos/1024)\*[(Z2/Z1)-1]



#### 39.7.4 Pen Detect Method


When there is no contact, it is not necessary to perform conversion. However, it is important to detect a contact by keeping the power consumption as low as possible.

The proposed implementation polarizes the vertical panel by closing the switch on  $X_P$  and ties the horizontal panel by an embedded resistor connected to  $Y_M$ . This resistor is enabled by a fifth switch. Since there is no contact, no current is flowing and there is no related power consumption. As soon as a contact occurs, a current is flowing in the touchscreen and a schmitt trigger detects the voltage in the resistor.

The Touchscreen Interrupt configuration is entered by programming the bit PENDET in the "TSADCC Mode Register". If this bit is written at 1, the switch on  $X_P$  and the switch on the resistor are both closed, except when a touchscreen conversion is in progress.

To complete the circuit, a programmable debouncer is placed at the output of the schmitt trigger. This debouncer is programmable at 1 ADC Clock period, useful when the system is running at Slow Clock, or at up to 2<sup>15</sup> ADC Clock periods, but better used to filter noise on the Touchscreen panel when the system is running at high speed. The debouncer length can be selected by programming the field PENDBC in "TSADCC Mode Register".

Figure 39-4. Touchscreen Pen Detect



The Touchscreen Pen Detect can be used to generate a TSADCC interrupt to wake up the system or it can be programmed to trig a conversion, so that a position can be measured as soon as a contact is detected if the TSADCC is programmed for an operating mode involving the Touchscreen.

The Pen Detect generates two types of status, reported in the "TSADCC Status Register":

- the bit PENCNT is set as soon as a current flows for a time over the debouncing time as defined by PENDBC and remains set until TSADCC\_SR is read.
- the bit NOCNT is set as soon as no current flows for a time over the debouncing time as defined by PENDBC and remains set until TSADCC\_SR is read.

Both bits are automatically cleared as soon as the Status Register TSADCC\_SR is read, and can generate an interrupt by writing accordingly the "TSADCC Interrupt Enable Register".



### 39.8 Conversion Results


When a conversion is completed, the resulting 8-bit or 10-bit digital value is right-aligned and stored in the "TSADCC Channel Data Register x (x = 0..7)" of the current channel and in the "TSADCC Last Converted Data Register".

The channel EOC bit and the bit DRDY in the "TSADCC Status Register" are both set. If the PDC channel is enabled, DRDY rising triggers a data transfer. In any case, either EOC and DRDY can trigger an interrupt.

Reading one of the "TSADCC Channel Data Register x (x = 0..7)" registers clears the corresponding EOC bit.

Reading "TSADCC Last Converted Data Register" clears the DRDY bit and the EOC bit corresponding to the last converted channel.

Figure 39-5. EOCx and DRDY Flag Behavior



If the "TSADCC Channel Data Register x (x = 0..7)" is not read before further incoming data is converted, the corresponding Overrun Error (OVRE) flag is set in the "TSADCC Status Register".

In the same way, new data converted when DRDY is high sets the bit GOVRE (General Overrun Error) in the "TSADCC Status Register".

The OVRE and GOVRE flags are automatically cleared when the "TSADCC Status Register" is read.

Read ADC\_SR **ADTRG** (ADC\_CHSR) (ADC\_CHSR) ADC\_LCDR Data B Undefined Data Data A Data C ADC\_CDR0 Data A Undefined Data Data C ADC\_CDR1 Undefined Data Data B EOC0 SHTIM I Conversion Read ADC\_CDR0 (ADC\_SR) SHTIM I Conversion EOC1 SHTIM Conversion Read ADC\_CDR1 (ADC\_SR) **GOVRE** (ADC\_SR) DRDY (ADC\_SR) OVRE0 (ADC\_SR)

Figure 39-6. GOVRE and OVREx Flag Behavior

**WARNING:** If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and its corresponding EOC and OVRE flags in TSADCC\_SR are unpredictable.

## 39.9 Conversion Triggers

Conversions of the active analog channels are started with a software or a hardware trigger.

The software trigger is provided by writing the "TSADCC Control Register" with the bit START at 1.

The hardware trigger can be selected by the filed TRGMOD in the TSADCC Trigger Register (TSADCC\_TRGR) between:

- an edge, either rising or falling or any, detected on the external trigger pin TSADTRG
- the Pen Detect, depending on how the PENDET bit is set in the "TSADCC Mode Register"
- a continuous trigger, meaning the TSADCC restarts the next sequence as soon as it finishes the current one, in this case, only one software trigger is required at the beginning
- a periodic trigger, which is defined by programming the field TRGPER in the "TSADCC Trigger Register"

Enabling hardware triggers does not disable the software trigger functionality. Thus, if a hardware trigger is selected, the start of a conversion can still be initiated by the software trigger.



### 39.10 Operating Modes

The Touchscreen ADC Controller features several operating modes, each defining a conversion sequence:

- The ADC Mode: at each trigger, all the enabled channels are converted
- The Touchscreen Mode: at each trigger, the touchscreen inputs are converted with the switches accordingly set and the results are processed and stored in the corresponding data registers
- The Interleaved Mode: at each trigger, the 8 conversions for the touchscreen and the analog inputs conversions are performed. Only the analog inputs results are managed by the PDC and the touchscreen conversions can be performed less often than the analog inputs.

The Operating Mode of the TSADCC is programmed in the field TSAMOD in the "TSADCC Mode Register".

The conversion sequences for each Operating Mode are described in the following paragraphs.

The conversion sequencer, combined with the Sleep Modes, allows automatic processing with minimum processor intervention and optimized power consumption. In any case, the sequence starts with a trigger event.

Note: The reference voltage pins always remain connected in normal mode as in sleep mode.

### 39.10.1 ADC Mode

In the ADC Mode, the active channels are defined by the "TSADCC Channel Status Register", which is defined by writing the "TSADCC Channel Enable Register" and "TSADCC Channel Disable Register". The results are stored in the "TSADCC Channel Data Register x (x = 0...7)" and in the "TSADCC Last Converted Data Register", so that data transfers by using the PDC are possible.

At each trigger, the following sequence is performed:

- 1. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
- 2. If Channel 0 is enabled, convert Channel 0 and store result in both TSADCC CDR0 and TSADCC LCDR.
- 3. If Channel 1 is enabled, convert Channel 1 and store result in both TSADCC\_CDR1 and TSADCC\_LCDR.
- 4. If Channel 2 is enabled, convert Channel 2 and store result in both TSADCC\_CDR2 and TSADCC\_LCDR.
- 5. If Channel 3 is enabled, convert Channel 3 and store result in both TSADCC\_CDR3 and TSADCC\_LCDR.
- 6. If Channel 4 to Channel 7 are enabled, convert the Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 7. If SLEEP is set, sleep down the ADC cell.

If the PDC is enabled, all the converted data are transferred contiguously in the memory buffer. The bit LOWRES defines which resolution is used, either 8-bit or 10-bit, and thus the width of the PDC memory buffer.



### 39.10.2 Touchscreen Mode

Writing TSAMOD to "Touchscreen Only Mode" automatically enables the touchscreen pins as analog inputs, and thus disables the digital function of the corresponding pins.

In Touchscreen Mode, the channels 0 to 3 corresponding to the Touchscreen inputs are automatically activated and the bits CH0 to CH3 are automatically set in the "TSADCC Channel Status Register".

The remaining channels can be either enabled or disabled by the user and their conversions are performed at the end of each touchscreen sequence.

The resolution is forced to 10 bits, regardless of the LOWRES bit setting.

At each trigger, if the bit PRES in "TSADCC Mode Register" is disabled, the following sequence is performed to measure only position.

- 1. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
- 2. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 3. Convert Channel X<sub>M</sub> and store the result in TSADCC\_CDR1.
- 4. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 5. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in both TSADCC\_CDR0 and TSADCC\_LCDR.
- 6. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 7. Convert Channel Y<sub>P</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in both TSADCC\_CDR1 and TSADCC\_LCDR.
- 8. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- Convert Channel Y<sub>M</sub> and store the result in TSADCC\_CDR3.
- 10. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 11. Convert Channel Y<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in both TSADCC\_CDR2 and TSADCC\_LCDR.
- 12. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 13. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in both TSADCC\_CDR3 and TSADCC\_LCDR.
- 14. If Channel 4 to Channel 7 are enabled, convert the Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 15. If SLEEP is set, sleep down the ADC cell.

The resulting buffer is 16 bits wide and its structure stored in memory is:

- 1. X<sub>P</sub> X<sub>M</sub>
- 2. Y<sub>P</sub> X<sub>M</sub>
- 3. Y<sub>P</sub> Y<sub>M</sub>
- 4. X<sub>P</sub> Y<sub>M</sub>
- 5. AD4 to AD7 if enabled.

The vertical position can be easily calculated by dividing the data at offset 0 ( $X_P$  -  $X_M$ ) by the data at offset 1 ( $Y_P$  -  $X_M$ ).

The horizontal position can be easily calculated by dividing the data at offset 2  $(Y_P - Y_M)$  by the data at offset 3  $(X_P - Y_M)$ .



If the bit PRES in "TSADCC Mode Register" is enabled, the following sequence is performed to measure both position and pressure.

- 1. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
- 2. Close the switches on the inputs X<sub>M</sub> and Y<sub>p</sub> during the Sample and Hold Time.
- 3. Convert Channel X<sub>0</sub> and store the result in both TSADCC\_Z1DR and TSADCC\_LCDR.
- 4. Close the switches on the inputs  $X_M$  and  $Y_P$  during the Sample and Hold Time.
- 5. Convert Channel Y<sub>M</sub> and store the result in both TSADCC\_Z2DR and TSADCC\_LCDR.
- 6. Close the switches on the inputs X<sub>P</sub> and X<sub>M</sub> during the Sample and Hold Time.
- 7. Convert Channel X<sub>M</sub> and store the result in TSADCC\_CDR1.
- 8. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 9. Convert Channel X<sub>p</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in both TSADCC\_CDR0 and TSADCC\_LCDR.
- 10. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 11. Convert Channel Y<sub>P</sub> and store the result in TSADCC\_XPDR, subtract TSADCC\_CDR1 from the result and store the subtraction result in both TSADCC\_CDR1 and TSADCC\_LCDR.
- 12. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 13. Convert Channel  $Y_M$  and store the result in TSADCC\_CDR3 while storing content of TSADCC\_XPDR in TSADCC\_LCDR.
- 14. Close the switches on the inputs Y<sub>P</sub> and Y<sub>M</sub> during the Sample and Hold Time.
- 15. Convert Channel Y<sub>p</sub> subtract TSADCC\_CDR3 from the result and store the subtraction result in both TSADCC\_CDR2 and TSADCC\_LCDR.
- 16. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 17. Convert Channel X<sub>p</sub> subtract TSADCC\_CDR3 from the result and store the subtraction result in both TSADCC\_CDR3 and TSADCC\_LCDR.
- if Channel 4 to channel 7 are enabled, convert the channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR
- 19. If SLEEP is set, sleep down the ADC cell.

The resulting buffer is 16 bits wide and its structure stored in memory is:

- 1. Z1
- 2. Z2
- 3.  $X_P X_M$
- 4. Y<sub>P</sub> X<sub>M</sub>
- 5. Xpos
- 6. Y<sub>P</sub> Y<sub>M</sub>
- 7.  $X_P Y_M$
- 8. AD4 to AD7 if enabled.

The vertical position can be easily calculated by dividing the data at offset 2 ( $X_P - X_M$ ) by the data at offset 3( $Y_P - X_M$ ).

The horizontal position can be easily calculated by dividing the data at offset 5 ( $Y_P - Y_M$ ) by the data at offset 7 ( $X_P - Y_M$ ).

The Pressure measure can be calculated using the following formula

Rp = Rxp\*(Xpos/1024)\*[(Z2/Z1)-1]



#### 39.10.3 Interleaved Mode

In the Interleaved Mode, the conversion of the touchscreen channels are made in parallel to each channel. In addition to interleaving, the analog channels 4 and 5 can be converted more often than the touchscreen channels depending on the TSFREQ field in the register TSADCC\_MR. In the interleaved mode at least one ADC channel must be enabled.

In the Interleaved Mode, the channels 0 to 3 corresponding to the Touchscreen inputs are automatically activated and the bits CH0 to CH3 are automatically set in the "TSADCC Channel Status Register".

This mode allows periodic conversion of the remaining channels at high sampling rate and converted data transferred in memory with the PDC while the touchscreen conversions are performed at low rate. The PDC transfers only analog channel data and touchscreen data must be read in the "TSADCC Channel Data Register x (x = 0..7)".

The resolution can be configured for the channel 4 to 7 only, through the LOWRES bit. The resolution for the conversion made on channels 0 to 3 is forced to 10 bits.

At each trigger, the sequence performed depends on a Trigger Counter, which is compared at the end to the Touchscreen Frequency, as defined by the field TSFREQ in the register TSADCC\_MR:

Touchscreen Frequency = Trigger Frequency / (2<sup>TSFREQ+1</sup>)

unless TSFREQ is programmed at 0 or 1. In such cases, the Touchscreen Frequency is one-sixth of the Trigger Frequency.

As TSFREQ varies between 0 and 15, this results in the ADC channels being converted between 6 to 65536 less often than the Touchscreen channels.

If the bit PRES in "TSADCC Mode Register" is disabled (measure only position), the sequences are as follow:

- For Trigger Counter at 0:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel  $X_M$  and store the result in TSADCC\_CDR1.
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 1.
- For Trigger Counter at 1:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in TSADCC\_CDR0 (and also in TSADCC\_LCDR if PDCEN is enabled).
- If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC CDRx and TSADCC LCDR.
- 4. Set Trigger Counter to 2.
- For Trigger Counter at 2:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel Y<sub>P</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in TSADCC\_CDR1 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 3.



- For Trigger Counter at 3:
- 1. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 2. Convert Channel  $Y_M$  and store the result in TSADCC\_CDR3.
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 4.
- For Trigger Counter at 4:
- 1. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time.
- 2. Convert Channel Y<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in TSADCC\_CDR2 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 5.
- For Trigger Counter at 5:
- 1. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time
- 2. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in TSADCC\_CDR3 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 6.
- For Trigger Counter between 6 and (2<sup>TSFREQ+1</sup>):
- 1. Increment Trigger Counter.
- 2. If Trigger Counter equals (2<sup>TSFREQ+1</sup>), then set Trigger Counter to 0.
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.

If the bit PRES in "TSADCC Mode Register" is enabled (measure both position and pressure), the sequences are as follow:

- For Trigger Counter at 0:
- 1. Close the switches on the inputs  $X_P$  and  $Y_M$  during the Sample and Hold Time.
- 2. Convert Channel X<sub>P</sub> and store the result in TSADCC\_Z1DR (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 1.
- For Trigger Counter at 1:
- 1. Close the switches on the inputs  $X_P$  and  $Y_M$  during the Sample and Hold Time.
- 2. Convert Channel  $Y_M$  and store the result in TSADCC\_Z2DR (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 2.



- For Trigger Counter at 2:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel X<sub>M</sub> and store the result in TSADCC\_CDR1.
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 3.
- For Trigger Counter at 3:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR1 from the result and store the subtraction result in TSADCC\_CDR0 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 4.
- For Trigger Counter at 4:
- 1. Close the switches on the inputs  $X_P$  and  $X_M$  during the Sample and Hold Time.
- 2. Convert Channel Y<sub>P</sub> and store the result in TSADCC\_XPDR, subtract TSADCC\_CDR1 from the result and store the subtraction result in TSADCC\_CDR1 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 5.
- For Trigger Counter at 5:
- 1. Close the switches on the inputs Y<sub>P</sub> and Y<sub>M</sub> during the Sample and Hold Time.
- 2. Convert Channel Y<sub>M</sub> and store the result in TSADCC\_CDR3 (and store content of TSADCC\_XPDR in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 6.
- For Trigger Counter at 6:
- 1. Close the switches on the inputs Y<sub>P</sub> and Y<sub>M</sub> during the Sample and Hold Time.
- 2. Convert Channel Y<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in TSADCC\_CDR2 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 7.
- For Trigger Counter at 7:
- 1. Close the switches on the inputs  $Y_P$  and  $Y_M$  during the Sample and Hold Time
- 2. Convert Channel X<sub>P</sub>, subtract TSADCC\_CDR3 from the result and store the subtraction result in TSADCC\_CDR3 (and also in TSADCC\_LCDR if PDCEN is enabled).
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.
- 4. Set Trigger Counter to 8.



- For Trigger Counter between 8 and (2<sup>TSFREQ+1</sup>):
- 1. Increment Trigger Counter.
- 2. If Trigger Counter equals (2<sup>TSFREQ+1</sup>), then set Trigger Counter to 0.
- 3. If Channel 4 to Channel 7 are enabled, convert Channels and store result in the corresponding TSADCC\_CDRx and TSADCC\_LCDR.

The Trigger Counter is cleared when TSAMOD is written to define the Interleaved Mode, then it simply rolls over.

#### 39.10.4 Manual Mode

The TSADCC features a manual mode allowing to control the state (open/close) of the four switches.

Writing TSAMOD to "Manual Mode" automatically enables the ADC pins as analog inputs. The switches positions are controlled through the "TSADCC Manual Switch Command Register". In this mode, the "Sample and Hold Time" used is the one defined for the Touchscreen mode (TSSHTIM).

To perform a measurement, the following sequence must be followed

- 1. Select the switch (switches) to close.
- 2. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
- 3. Enable the Channel to convert and start a conversion. If SLEEP is set, wake up the ADC cell and wait for the Startup Time are performed before the conversion. The result is stored in TSADCC\_CDRx (and TSADCC\_LCDR if PDCEN is enabled).
- 4. If SLEEP is set, sleep down the ADC cell.
- 5. Open the switches to reduce power consumption.



# 39.11 Touchscreen ADC Controller (TSADCC) User Interface

Table 39-4. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TSADCC_CR	Write-only	_
0x04	Mode Register	TSADCC_MR	Read/Write	0x0000_0000
0x08	Trigger Register	TSADCC_TRGR	Read/Write	0x0000_0000
0x0C	Touchscreen Register	TSADCC_TSR	Read/Write	0x0000_0000
0x10	Channel Enable Register	TSADCC_CHER	Write-only	_
0x14	Channel Disable Register	TSADCC_CHDR	Write-only	_
0x18	Channel Status Register	TSADCC_CHSR	Read-only	0x0000_0000
0x1C	Status Register	TSADCC_SR	Read-only	0x000C_0000
0x20	Last Converted Data Register	TSADCC_LCDR	Read-only	0x0000_0000
0x24	Interrupt Enable Register	TSADCC_IER	Write-only	_
0x28	Interrupt Disable Register	TSADCC_IDR	Write-only	_
0x2C	Interrupt Mask Register	TSADCC_IMR	Read-only	0x0000_0000
0x30	Channel Data Register 0	TSADCC_CDR0	Read-only	0x0000_0000
0x34	Channel Data Register 1	TSADCC_CDR1	Read-only	0x0000_0000
0x38	Channel Data Register 2	TSADCC_CDR2	Read-only	0x0000_0000
0x3C	Channel Data Register 3	TSADCC_CDR3	Read-only	0x0000_0000
0x40	Channel Data Register 4	TSADCC_CDR4	Read-only	0x0000_0000
0x44	Channel Data Register 5	TSADCC_CDR5	Read-only	0x0000_0000
0x48	Channel Data Register 6	TSADCC_CDR6	Read-only	0x0000_0000
0x4C	Channel Data Register 7	TSADCC_CDR7	Read-only	0x0000_0000
0x50	X Position Data Register	TSADCC_XPDR	Read-only	0x0000_0000
0x54	Z1 Data Register	TSADCC_Z1DR	Read-only	0x0000_0000
0x58	Z2 Data Register	TSADCC_Z2DR	Read-only	0x0000_0000
0X5C	Reserved	-	_	-
0X60	Manual Switch Command Register	TSADCC_MSCR	Read/Write	0x0000_0000
0x64-0xE0	Reserved	-	_	-
0xE4	Write Protection Mode Register	TSADCC_WPMR	Read/Write	0x0000_0000
0xE8	Write Protection Status Register	TSADCC_WPSR	Write-only	_



## 39.11.1 TSADCC Control Register

Name: TSADCC\_CR
Address: 0xFFFB0000
Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	1	_	1	1	_
23	22	21	20	19	18	17	16
_	_		ı	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	-	ı	_	ı	ı	_
7	6	5	4	3	2	1	0
_	_	-	_	_	-	START	SWRST

### • SWRST: Software Reset

0: No effect.

1: Resets the TSADCC simulating a hardware reset.

### • START: Start Conversion

0: No effect.

1: Begins analog-to-digital conversion.

### 39.11.2 TSADCC Mode Register

Name: TSADCC\_MR
Address: 0xFFFB0004
Access: Read/Write

31	30	29	28	27	26	25	24				
	PEN	DBC			SH	TIM					
23	22	21	20	19	18	17	16				
_	STARTUP										
15	14	13	12	11	10	9	8				
	PRESCAL										
7	6	5	4	3	2	1	0				
PRES	PENDET	SLEEP	LOWRES	PDCEN	-	TSAMOD					

### • TSAMOD: Touchscreen ADC Mode

TSAMOD	Touchscreen ADC Operating Mode
0	ADC Mode
1	Touchscreen Only Mode
2	Interleaved Mode
3	Manual Mode

### • PDCEN: PDC transfer in Touchscreen/Interleaved mode or Manual mode

0: Disable the PDC transfer in Touchscreen/Interleaved mode or Manual mode

1: In Touchscreen/Interleaved mode or Manual mode, the data conversion is transferred in the TSADCC\_LCDR allowing PDC transfer to memory.

#### LOWRES: Resolution Selection

LOWRES	Selected Resolution				
0	10-bit resolution				
1	8-bit resolution				

This option is only valid in ADC mode.

## • SLEEP: Sleep Mode

SLEEP	Selected Mode
0	Normal Mode
1	Sleep Mode

## • PRESCAL: Prescaler Rate Selection

ADCCLK = MCK / ((PRESCAL+1) \* 2)

### • PENDET: Pen Detect Selection

0: Disable the Touchscreen pins as analog inputs

1: enable the Touchscreen pins as analog inputs



### • PRES: Pressure Measurement Selection

0: Disable the pressure measurement function

1: enable the pressure measurement function

### • STARTUP: Start Up Time

Startup Time = (STARTUP+1) \* 8/ADCCLK

### • SHTIM: Sample & Hold Time for ADC Channels

Programming 0 for SHTIM gives a Sample & Hold Time equal to 1/ADCCLK.

Sample & Hold Time = SHTIM/ADCCLK

### • PENDBC: Pen Detect debouncing period

Period =  $2^{PENDBC}/ADCCLK$ 

## 39.11.3 TSADCC Trigger Register

Name: TSADCC\_TRGR
Address: 0xFFFB0008
Access: Read/Write

31	30	29	28	27	26	25	24				
	TRGPER										
23	22	21	20	19	18	17	16				
	TRGPER										
15	14	13	12	11	10	9	8				
_	_		_	_	_	_	_				
7	6	5	4	3	2	1	0				
_	_	-	_	_	TRGMOD						

# • TRGMOD: Trigger Mode

TF	TRGMOD		Selected Trigger Mode						
0	0	0	No trigger, only software trigger can start conversions						
0	0	1	External Trigger Rising Edge						
0	1	0	External Trigger Falling Edge						
0	1	1	External Trigger Any Edge						
1	0	0	Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen only mode)						
1	0	1	Periodic Trigger (TRGPER shall be initiated appropriately)						
1	1	0	Continuous Mode						
1	1	1	Reserved						

## • TRGPER: Trigger Period

Effective only if TRGMOD defines a Periodic Trigger

Defines the periodic trigger period, with the following equations:

Trigger Period = (TRGPER+1) /ADCCLK



## 39.11.4 TSADCC Touchscreen Register

Name: TSADCC\_TSR
Address: 0xFFFB000C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_		TSSI	HTIM	
23	22	21	20	19	18	17	16
_	_	_	_	-	-	1	_
15	14	13	12	11	10	9	8
_	_	_	_	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	TSFREQ			

### • TSFREQ: Touchscreen Frequency in Interleaved Mode

Effective only if the Touchscreen Interleaved Mode is selected. Defines the Touchscreen Frequency compared to the Trigger Frequency.

If TSFREQ is 0 or 1, the Touchscreen Frequency is a sixth of the Trigger Frequency.

Otherwise:

Touchscreen Frequency = Trigger Frequency / (2<sup>TSFREQ+1</sup>)

### • TSSHTIM: Sample & Hold Time for Touchscreen Channels

Programming 0 for TSSHTIM gives a Touchscreen Sample & Hold Time equal to 1/ADCCLK.

Touchscreen Sample & Hold Time = TSSHTIM/ADCCLK

## 39.11.5 TSADCC Channel Enable Register

Name: TSADCC\_CHER

Address: 0xFFFB0010

Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	_		1	ı	_
23	22	21	20	19	18	17	16
_	ı	ı	_		ı	ı	_
15	14	13	12	11	10	9	8
_	-	_	_	_		-	_
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

### • CHx: Channel x Enable

0: No effect.

1: Enables the corresponding channel.



## 39.11.6 TSADCC Channel Disable Register

0xFFFB0014

Name: TSADCC\_CHDR

Access: Write-only

Address:

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		_	_
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

### • CHx: Channel x Disable

0: No effect.

**Warning:** If the corresponding channel is disabled during a conversion or if it is disabled then reenabled during a conversion, its associated data and its corresponding EOC and OVRE flags in TSADCC\_SR are unpredictable.

<sup>1:</sup> Disables the corresponding channel.

## 39.11.7 TSADCC Channel Status Register

Name: TSADCC\_CHSR Address: 0xFFFB0018

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	-	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	-	_		-	_
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

### • CHx: Channel x Status

0: Corresponding channel is disabled.

1: Corresponding channel is enabled.



### 39.11.8 TSADCC Status Register

Name: TSADCC\_SR
Address: 0xFFFB001C
Access: Read-only

31	30	29	28	27	26	25	24
_	OVREZ2	OVREZ1	OVREXP	_	EOCZ2	EOCZ1	EOCXP
23	22	21	20	19	18	17	16
_	_	NOCNT	PENCNT	RXBUFF	ENDRX	GOVRE	DRDY
15	14	13	12	11	10	9	8
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

#### EOCx: End of Conversion x

0: Corresponding analog channel is disabled, or the conversion is not finished.

1: Corresponding analog channel is enabled and conversion is complete.

#### OVREx: Overrun Error x

0: No overrun error on the corresponding channel since the last read of TSADCC\_SR.

1: There has been an overrun error on the corresponding channel since the last read of TSADCC\_SR.

### · DRDY: Data Ready

0: No data has been converted since the last read of TSADCC\_LCDR.

1: At least one data has been converted and is available in TSADCC\_LCDR.

#### • GOVRE: General Overrun Error

0: No General Overrun Error occurred since the last read of TSADCC\_SR.

1: At least one General Overrun Error has occurred since the last read of TSADCC\_SR.

#### . ENDRX: End of RX Buffer

0: The Receive Counter Register has not reached 0 since the last write in TSADCC\_RCR or TSADCC\_RNCR.

1: The Receive Counter Register has reached 0 since the last write in TSADCC\_RCR or TSADCC\_RNCR.

### RXBUFF: RX Buffer Full

0: TSADCC\_RCR or TSADCC\_RNCR have a value other than 0.

1: Both TSADCC\_RCR and TSADCC\_RNCR have a value of 0.

### • PENCNT: Pen Contact

0: No contact has been detected since the last read of TSADCC\_SR or PENDET is at 0.

1: At least one contact has been detected since the last read of TSADCC\_SR.

### NOCNT: No Contact

0: No contact loss has been detected since the last read of TSADCC\_SR or PENDET is at 0.

1: At least one contact loss has been detected since the last read of TSADCC\_SR.



### • EOCXp: End of Conversion X Position

- 0: The pressure measurement is disabled or the Xp conversion is not finished.
- 1: The pressure measurement is enabled and the Xp conversion is complete

### • EOCZ1: End of Conversion Z1 Measure

- 0: The pressure measurement is disabled or the Z1 conversion is not finished.
- 1: The pressure measurement is enabled and the Z1 conversion is complete

### • EOCZ2: End of Conversion Z2 Measure

- 0: The pressure measurement is disabled or the Z2 conversion is not finished.
- 1: The pressure measurement is enabled and the Z2 conversion is complete

### • OVREXP: Overrun Error on X Position

- 0: No overrun error on the XP measure channel.
- 1: There has been an overrun error on the XP measure channel.

### • OVREZ1: Overrun Error on Z1 Measure

- 0: No overrun error on the Z1 measure channel.
- 1: There has been an overrun error on the Z1 measure channel.

### • OVREZ2: Overrun Error on Z2 Measure

- 0: No overrun error on the Z2 measure channel.
- 1: There has been an overrun error on the Z2 measure channel.



## 39.11.9 TSADCC Channel Data Register x (x = 0..7)

Name: TSADCC\_CDR0..TSADCC\_CDR7

Address: 0xFFFB0030

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-		1	1	_
23	22	21	20	19	18	17	16
_	_	_	-		1	ı	_
15	14	13	12	11	10	9	8
_	_	_	ı	-	_	DA	ATA
7	6	5	4	3	2	1	0
	DATA						

### • DATA: Channel Data

The analog-to-digital conversion data is placed into this register at the end of a conversion of the corresponding channel and remains until a new conversion on the same channel is completed.

## 39.11.10 TSADCC Last Converted Data Register

Name: TSADCC\_LCDR

Address: 0xFFFB0020

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_		ı	_
23	22	21	20	19	18	17	16
_	_	_	_	_		ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	LD	ATA
7	6	5	4	3	2	1	0
	_		LD	ATA	_	_	

### • LDATA: Last Data Converted

The analog-to-digital conversion data is placed into this register at the end of a conversion on any analog channel and remains until a new conversion on any analog channel is completed.



## 39.11.11 TSADCC Interrupt Enable Register

Name: TSADCC\_IER
Address: 0xFFFB0024
Access: Write-only

31	30	29	28	27	26	25	24
_	OVREZ2	OVREZ1	OVREXP	_	EOCZ2	EOCZ1	EOCXP
23	22	21	20	19	18	17	16
_	-	NOCNT	PENCNT	RXBUFF	ENDRX	GOVRE	DRDY
15	14	13	12	11	10	9	8
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

• EOCx: End of Conversion Interrupt Enable x

• OVREx: Overrun Error Interrupt Enable x

• DRDY: Data Ready Interrupt Enable

• GOVRE: General Overrun Error Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• PENCNT: Pen Contact

• NOCNT: No Contact

• EOCXp: End of Conversion X Position

• EOCZ1: End of Conversion Z1 Measure

• EOCZ2: End of Conversion Z2 Measure

• OVREXP: Overrun Error Interrupt Enable X Position

• OVREZ1: Overrun Error Interrupt Enable Z1 Measure

• OVREZ2: Overrun Error Interrupt Enable Z2 Measure

0: No effect.

1: Enables the corresponding interrupt.

## 39.11.12 TSADCC Interrupt Disable Register

Name: TSADCC\_IDR
Address: 0xFFFB0028
Access: Write-only

31	30	29	28	27	26	25	24
_	OVREZ2	OVREZ1	OVREXP		EOCZ2	EOCZ1	EOCXP
23	22	21	20	19	18	17	16
_	_	NOCNT	PENCNT	RXBUFF	ENDRX	GOVRE	DRDY
15	14	13	12	11	10	9	8
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

• EOCx: End of Conversion Interrupt Disable x

OVREx: Overrun Error Interrupt Disable x

• DRDY: Data Ready Interrupt Disable

• GOVRE: General Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• PENCNT: Pen Contact

• NOCNT: No Contact

• EOCXp: End of Conversion X Position

• EOCZ1: End of Conversion Z1 Measure

• EOCZ2: End of Conversion Z2 Measure

• OVREXP: Overrun Error Interrupt Disable X Position

• OVREZ1: Overrun Error Interrupt Disable Z1 Measure

• OVREZ2: Overrun Error Interrupt Disable Z2 Measure

0: No effect.

1: Disables the corresponding interrupt.



## 39.11.13 TSADCC Interrupt Mask Register

Name: TSADCC\_IMR
Address: 0xFFFB002C
Access: Read-only

31	30	29	28	27	26	25	24
_	OVREZ2	OVREZ1	OVREXP		EOCZ2	EOCZ1	EOCXP
23	22	21	20	19	18	17	16
_	-	NOCNT	PENCNT	RXBUFF	ENDRX	GOVRE	DRDY
15	14	13	12	11	10	9	8
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

EOCx: End of Conversion Interrupt Mask x

OVREx: Overrun Error Interrupt Mask x

DRDY: Data Ready Interrupt Mask

• GOVRE: General Overrun Error Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask

• PENCNT: Pen Contact

• NOCNT: No Contact

• EOCXp: End of Conversion X Position

• EOCZ1: End of Conversion Z1 Measure

• EOCZ2: End of Conversion Z2 Measure

OVREXP: Overrun Error Interrupt Mask X Position

• OVREZ1: Overrun Error Interrupt Mask Z1 Measure

• OVREZ2: Overrun Error Interrupt Mask Z2 Measure

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

## 39.11.14 TSADCC X Position Data Register

Name: TSADCC\_XPDR
Address: 0xFFFB0050
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	1	-	_
23	22	21	20	19	18	17	16
_	_	_	_	-	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	-	-	DA	ATA
7	6	5	4	3	2	1	0
	_		DA	ιΤΑ		_	

• DATA: X Position Data



# 39.11.15 TSADCC Z1 Data Register

Name: TSADCC\_Z1DR
Address: 0xFFFB0054
Access: Read-only

31	30	29	28	27	26	25	24
_	_	1		-		ı	_
23	22	21	20	19	18	17	16
_	_	1	-	1	-	ı	_
15	14	13	12	11	10	9	8
_	_	-	-	-	-	DA	ATA
7	6	5	4	3	2	1	0
			DA	TA			

<sup>•</sup> DATA: Z1 Measurement Data

# 39.11.16 TSADCC Z2 Data Register

Name: TSADCC\_Z2DR
Address: 0xFFFB0058
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_		_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	Z	<b>7</b> 2
7	6	5	4	3	2	1	0
			Z	<u>'2</u>		•	•

<sup>•</sup> DATA: Z2 Measurement Data



## 39.11.17 TSADCC Manual Switch Command Register

Name: TSADCC\_MSCR

Address: 0xFFFB0060

Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	1			1	_
23	22	21	20	19	18	17	16
_		-	ı			ı	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_		
7	6	5	4	3	2	1	0
_	_	-		Y <sub>M</sub>	Y <sub>P</sub>	X <sub>M</sub>	X <sub>P</sub>

## • $Y_{M,}Y_{P,}X_{M,}X_{P}$ : Switch Command

If bit is set the related switch is closed

If bit is cleared the related switch is open

## 39.11.18 TSADCC Write Protection Mode Register

Name: TSADCC\_WPMR
Address: 0xFFFB00E4

Access: Read/Write

31	30	29	28	27	26	25	24
			KE	ΞY			
23	22	21	20	19	18	17	16
			KE	ΞY			
15	14	13	12	11	10	9	8
			KE	ΞY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

## • WPEN: Write Protection of TSADCC\_MR, TSADCC\_TRGR and TSADCC\_TSR

0: Disables the write protection if KEY value corresponds to 0x545341 ("TSA" in ASCII).

### • KEY: Write Protection Key

Value	Name	Description
0x545341	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0.045541	FASSWD	Always reads as 0.



<sup>1:</sup> Enables the write protection if KEY value corresponds to 0x545341 ("TSA" in ASCII).

## 39.11.19 TSADCC Write Protection Status Register

Name: TSADCC\_WPSR
Address: 0xFFFB00E8
Access: Read/Write

31	30	29	28	27	26	25	24	
OFFSET_ERR								
23	22	21	20	19	18	17	16	
	OFFSET_ERR							
15	14	13	12	11	10	9	8	
	OFFSET_ERR							
7	6	5	4	3	2	1	0	
_	_	_	_	_	_	_	WPS	

### • WPS: Write Protection Status

0: Write protection is disabled.

1: Write Protection is enabled.

## • OFFSET\_ERR: Offset Error

Offset where the last unauthorized access occurred.

# 40. DMA Controller (DMAC)

## 40.1 Description

The DMA Controller (DMAC) is an AHB-central DMA controller core that transfers data from a source peripheral to a destination peripheral over one or more AMBA buses. One channel is required for each source/destination pair. In the most basic configuration, the DMAC has one master interface and one channel. The master interface reads the data from a source and writes it to a destination. Two AMBA transfers are required for each DMAC data transfer. This is also known as a dual-access transfer.

The DMAC is programmed via the APB interface.



## 40.2 Embedded Characteristics

- Two Masters
- Embeds 8 channels
- 64 bytes/FIFO for Channel Buffering
- Linked List support with Status Write Back operation at End of Transfer
- Word, HalfWord, Byte transfer support
- Memory to memory transfer
- Peripheral to memory
- Memory to peripheral
- Acting as two Matrix Masters
- Embeds 8 unidirectional channels with programmable priority
- Address Generation
  - Source/Destination address programming
  - Address increment, decrement or no change
  - DMA chaining support for multiple non-contiguous data blocks through use of linked lists
  - Scatter support for placing fields into a system memory area from a contiguous transfer. Writing a stream of data into non-contiguous fields in system memory
  - Gather support for extracting fields from a system memory area into a contiguous transfer
  - User enabled auto-reloading of source, destination and control registers from initially programmed values at the end of a block transfer
  - Auto-loading of source, destination and control registers from system memory at end of block transfer in block chaining mode
  - Unaligned system address to data transfer width supported in hardware
- Channel Buffering
  - 16-word FIFO
  - Automatic packing/unpacking of data to fit FIFO width
- Channel Control
  - Programmable multiple transaction size for each channel
  - Support for cleanly disabling a channel without data loss
  - Suspend DMA operation
  - Programmable DMA lock transfer support
- Transfer Initiation
  - Support for Software handshaking interface. Memory mapped registers can be used to control the flow of a DMA transfer in place of a hardware handshaking interface
- Interrupt
  - Programmable Interrupt generation on DMA Transfer completion Block Transfer completion,
     Single/Multiple transaction completion or Error condition



# 40.3 DMA Controller Peripheral Connections

The DMA Controller handles the transfer between peripherals and memory and receives triggers from the peripherals connected on APB0 (see Table 40-1).


Table 40-1. DMA Channel Definition

Instance Name	T/R	DMA Channel HW Interface Number
MCI0	TX/RX	0
SPI0	TX	1
SPI0	RX	2
SPI1	TX	3
SPI1	RX	4
SSC0	TX	5
SSC0	RX	6
SSC1	TX	7
SSC1	RX	8
AC97C	TX	9
AC97C	RX	10
AES	TX	11
AES	RX	12
MCI1	TX/RX	13



## 40.4 Block Diagram

Figure 40-1. DMA Controller (DMAC) Block Diagram



## 40.5 Functional Description

#### 40.5.1 Basic Definitions

Source peripheral: Device on an AMBA layer from where the DMAC reads data, which is then stored in the channel FIFO. The source peripheral teams up with a destination peripheral to form a channel.

Destination peripheral: Device to which the DMAC writes the stored data from the FIFO (previously read from the source peripheral).

Memory: Source or destination that is always "ready" for a DMAC transfer and does not require a handshaking interface to interact with the DMAC.

Channel: Read/write datapath between a source peripheral on one configured AMBA layer and a destination peripheral on the same or different AMBA layer that occurs through the channel FIFO. If the source peripheral is not memory, then a source handshaking interface is assigned to the channel. If the destination peripheral is not memory, then a destination handshaking interface is assigned to the channel. Source and destination handshaking interfaces can be assigned dynamically by programming the channel registers.

Master interface: DMAC is a master on the AHB bus reading data from the source and writing it to the destination over the AHB bus.

Slave interface: The APB interface over which the DMAC is programmed. The slave interface in practice could be on the same layer as any of the master interfaces or on a separate layer.

Handshaking interface: A set of signal registers that conform to a protocol and *handshake* between the DMAC and source or destination peripheral to control the transfer of a single or chunk transfer between them. This interface is used to request, acknowledge, and control a DMAC transaction. A channel can receive a request through one of two types of handshaking interface: hardware or software.

Hardware handshaking interface: Uses hardware signals to control the transfer of a single or chunk transfer between the DMAC and the source or destination peripheral.

Software handshaking interface: Uses software registers to contr5ol the transfer of a single or chunk transfer between the DMAC and the source or destination peripheral. No special DMAC handshaking signals are needed on the I/O of the peripheral. This mode is useful for interfacing an existing peripheral to the DMAC without modifying it.

Flow controller: The device (either the DMAC or source/destination peripheral) that determines the length of and terminates a DMAC buffer transfer. If the length of a buffer is known before enabling the channel, then the DMAC should be programmed as the flow controller. If the length of a buffer is not known prior to enabling the channel, the source or destination peripheral needs to terminate a buffer transfer. In this mode, the peripheral is the flow controller.

Transfer hierarchy: Figure 40-2 on page 974 illustrates the hierarchy between DMAC transfers, buffer transfers, chunk or single, and AMBA transfers (single or burst) for non-memory peripherals. Figure 40-3 on page 974 shows the transfer hierarchy for memory.



Figure 40-2. DMAC Transfer Hierarchy for Non-Memory Peripheral





Figure 40-3. DMAC Transfer Hierarchy for Memory



Buffer: A buffer of DMAC data. The amount of data (length) is determined by the flow controller. For transfers between the DMAC and memory, a buffer is broken directly into a sequence of AMBA bursts and AMBA single transfers.

For transfers between the DMAC and a non-memory peripheral, a buffer is broken into a sequence of DMAC transactions (single and chunks). These are in turn broken into a sequence of AMBA transfers.

Transaction: A basic unit of a DMAC transfer as determined by either the hardware or software handshaking interface. A transaction is only relevant for transfers between the DMAC and a source or destination peripheral if the source or destination peripheral is a non-memory device. There are two types of transactions: single transfer and chunk transfer.

- Single transfer: The length of a single transaction is always 1 and is converted to a single AMBA access.
- Chunk transfer: The length of a chunk is programmed into the DMAC. The chunk is then converted
  into a sequence of AHB access.DMAC executes each AMBA burst transfer by performing incremental
  bursts that are no longer than 16 beats.

DMAC transfer: Software controls the number of buffers in a DMAC transfer. Once the DMAC transfer has completed, then hardware within the DMAC disables the channel and can generate an interrupt to signal the completion of the DMAC transfer. You can then re-program the channel for a new DMAC transfer.

Single-buffer DMAC transfer: Consists of a single buffer.



Multi-buffer DMAC transfer: A DMAC transfer may consist of multiple DMAC buffers. Multi-buffer DMAC transfers are supported through buffer chaining (linked list pointers), auto-reloading of channel registers, and contiguous buffers. The source and destination can independently select which method to use.

- Linked lists (buffer chaining) A descriptor pointer (DSCR) points to the location in system memory where the next linked list item (LLI) exists. The LLI is a set of registers that describe the next buffer (buffer descriptor) and a descriptor pointer register. The DMAC fetches the LLI at the beginning of every buffer when buffer chaining is enabled.
- Replay The DMAC automatically reloads the channel registers at the end of each buffers to the value when the channel was first enabled.
- Contiguous buffers Where the address of the next buffer is selected to be a continuation from the end of the previous buffer.

Picture-in-Picture Mode: DMAC contains a picture-in-picture mode support. When this mode is enabled, addresses are automatically incremented by a programmable value when the DMAC channel transfer count reaches a user defined boundary.

Figure 40-4 illustrates a memory mapped image 4:2:2 encoded located at image\_base\_address in memory. A user defined start address is defined at Picture\_start\_address. The incremented value is set to memory\_hole\_size = image\_width - picture\_width, and the boundary is set to picture\_width.

Memory HDMA PIP transfers @base\_address+image\_length Image width Picture start address Picture width @Picture\_start\_address+ n × memory\_hole\_size + Picture mage height Picture\_height x Picture\_width ➤ height memory hole Picture tpicture width actual transfer memory hole size = Image\_with - picture\_width memory\_hole\_2 24 bits per pixel YCrCb 4:2:2 encoded image t picture width actual transfer memory\_hole\_ picture width actual transfer @Picture\_start\_address

Figure 40-4. Picture-In-Picture Mode Support

Channel locking: Software can program a channel to keep the AHB master interface by locking the arbitration for the master bus interface for the duration of a DMAC transfer, buffer, or chunk.

@image\_base\_address

Bus locking: Software can program a channel to maintain control of the AMBA bus by asserting hmastlock for the duration of a DMAC transfer, buffer, or transaction (single or chunk). Channel locking is asserted for the duration of bus locking at a minimum.



## 40.5.2 Memory Peripherals

Figure 40-3 on page 974 shows the DMAC transfer hierarchy of the DMAC for a memory peripheral. There is no handshaking interface with the DMAC, and therefore the memory peripheral can never be a flow controller. Once the channel is enabled, the transfer proceeds immediately without waiting for a transaction request. The alternative to not having a transaction-level handshaking interface is to allow the DMAC to attempt AMBA transfers to the peripheral once the channel is enabled. If the peripheral slave cannot accept these AMBA transfers, it inserts wait states onto the bus until it is ready; it is not recommended that more than 16 wait states be inserted onto the bus. By using the handshaking interface, the peripheral can signal to the DMAC that it is ready to transmit/receive data, and then the DMAC can access the peripheral without the peripheral inserting wait states onto the bus.

### 40.5.3 Handshaking Interface

Handshaking interfaces are used at the transaction level to control the flow of single or chunk transfers. The operation of the handshaking interface is different and depends on whether the peripheral or the DMAC is the flow controller.

The peripheral uses the handshaking interface to indicate to the DMAC that it is ready to transfer/accept data over the AMBA bus. A non-memory peripheral can request a DMAC transfer through the DMAC using one of two handshaking interfaces:

- Hardware handshaking
- Software handshaking

Software selects between the hardware or software handshaking interface on a per-channel basis. Software handshaking is accomplished through memory-mapped registers, while hardware handshaking is accomplished using a dedicated handshaking interface.

### 40.5.3.1 Software Handshaking

When the slave peripheral requires the DMAC to perform a DMAC transaction, it communicates this request by sending an interrupt to the CPU or interrupt controller.

The interrupt service routine then uses the software registers to initiate and control a DMAC transaction. These software registers are used to implement the software handshaking interface.

The SRC\_H2SEL/DST\_H2SEL bit in the DMAC\_CFGx channel configuration register must be set to zero to enable software handshaking.

When the peripheral is not the flow controller, then the last transaction register DMAC\_LAST is not used, and the values in these registers are ignored.

### 40.5.3.2 Chunk Transactions

Writing a 1 to the DMAC\_CREQ[2x] register starts a source chunk transaction request, where x is the channel number. Writing a 1 to the DMAC\_CREQ[2x+1] register starts a destination chunk transfer request, where x is the channel number.

Upon completion of the chunk transaction, the hardware clears the DMAC\_CREQ[2x] or DMAC\_CREQ[2x+1].

### 40.5.3.3 Single Transactions

Writing a 1 to the DMAC\_SREQ[2x] register starts a source single transaction request, where x is the channel number. Writing a 1 to the DMAC\_SREQ[2x+1] register starts a destination single transfer request, where x is the channel number.

Upon completion of the chunk transaction, the hardware clears the DMAC\_SREQ[x] or DMAC\_SREQ[2x+1].

Software can poll the relevant channel bit in the DMAC\_CREQ[2x]/DMAC\_CREQ[2x+1] and DMAC\_SREQ[x]/DMAC\_SREQ[2x+1] registers. When both are 0, then either the requested chunk or single transaction has completed.



### 40.5.4 DMAC Transfer Types

A DMAC transfer may consist of single or multi-buffers transfers. On successive buffers of a multi-buffer transfer, the DMAC\_SADDRx/DMAC\_DADDRx registers in the DMAC are reprogrammed using either of the following methods:

- Buffer chaining using linked lists
- Replay mode
- Contiguous address between buffers

On successive buffers of a multi-buffer transfer, the DMAC\_CTRLAx and DMAC\_CTRLBx registers in the DMAC are re-programmed using either of the following methods:

- Buffer chaining using linked lists
- Replay mode

When buffer chaining, using linked lists is the multi-buffer method of choice, and on successive buffers, the DMAC\_DSCRx register in the DMAC is re-programmed using the following method:

Buffer chaining using linked lists

A buffer descriptor (LLI) consists of following registers, DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_DSCRx, DMAC\_CTRLAx, DMAC\_CTRLBx. These registers, along with the DMAC\_CFGx register, are used by the DMAC to set up and describe the buffer transfer.

#### 40.5.4.1 Multi-buffer Transfers

### 40.5.4.2 Buffer Chaining Using Linked Lists

In this case, the DMAC re-programs the channel registers prior to the start of each buffer by fetching the buffer descriptor for that buffer from system memory. This is known as an LLI update.

DMAC buffer chaining is supported by using a Descriptor Pointer register (DMAC\_DSCRx) that stores the address in memory of the next buffer descriptor. Each buffer descriptor contains the corresponding buffer descriptor (DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_DSCRx, DMAC\_CTRLAx DMAC\_CTRLBx).

To set up buffer chaining, a sequence of linked lists must be programmed in memory.


The DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_DSCRx, DMAC\_CTRLAx and DMAC\_CTRLBx registers are fetched from system memory on an LLI update. The updated content of the DMAC\_CTRLAx register is written back to memory on buffer completion. Figure 40-5 on page 978 shows how to use chained linked lists in memory to define multi-buffer transfers using buffer chaining.

The Linked List multi-buffer transfer is initiated by programming DMAC\_DSCRx with DSCRx(0) (LLI(0) base address) and DMAC\_CTRLBx register with both SRC\_DSCR and DST\_DSCR set to 0. Other fields and registers are ignored and overwritten when the descriptor is retrieved from memory.

The last transfer descriptor must be written to memory with its next descriptor address set to 0.



Figure 40-5. Multi Buffer Transfer Using Linked List



### 40.5.4.3 Programming DMAC for Multiple Buffer Transfers

Table 40-2. **Multiple Buffers Transfer Management Table** 

Transfer Type	AUTO	SRC_REP	DST_REP	SRC_DSCR	DST_DSCR	BTSIZE	SADDR	DADDR	Other Fields
Single Buffer or Last buffer of a multiple buffer transfer	0	_	_	1	1	USR <sup>(1)</sup>			
Multi-buffer transfer with contiguous DADDR	0	_	0	0	1	LL	J <sup>(5)</sup>	CONT <sup>(2)</sup>	LLI <sup>(5)</sup>
Multi-buffer transfer with contiguous SADDR	0	0	_	1	0	LLI <sup>(5)</sup>	CONT <sup>(2)</sup>	LL	(5)
4) Multi-buffer transfer with LLI <sup>(5)</sup> support	0	_	_	0	0	LLI <sup>(5)</sup>			
5) Multi-buffer transfer with DADDR reloaded	0	_	1	0	1	LLI <sup>(5)</sup> REP <sup>(3)</sup> I		LLI <sup>(5)</sup>	
6) Multi-buffer transfer with SADDR reloaded	0	1	_	1	0	LLI <sup>(5)</sup>	REP <sup>(3)</sup>	LL	(5)
7) Multi-buffer transfer with BTSIZE reloaded and contiguous DADDR	1	_	0	0	1	REP <sup>(3)</sup>	LLI <sup>(5)</sup>	CONT <sup>(2)</sup>	LLI <sup>(5)</sup>
8) Multi-buffer transfer with BTSIZE reloaded and contiguous SADDR	1	0	_	1	0	REP <sup>(3)</sup>	CONT <sup>(2)</sup>	LL	<b>I</b> (5)
9) Automatic mode channel is stalling, BTSIZE is reloaded <sup>(4)</sup>	1	0	0	1	1	REP <sup>(3)</sup>	COI	VT <sup>(2)</sup>	REP
10) Automatic mode BTSIZE, SADDR and DADDR reloaded	1	1	1	1	1	REP <sup>(3)</sup>			
11) Automatic mode BTSIZE, SADDR reloaded and DADDR contiguous	1	1	0	1	1	RE	P <sup>(3)</sup>	CONT <sup>(2)</sup>	REP <sup>(3)</sup>

- Notes: 1. USR means that the register field is manually programmed by the user.
  - 2. CONT means that address are contiguous.
  - 3. REP means that the register field is updated with its previous value. If the transfer is the first one, then the user must manually program the value.
  - 4. Channel stalled is true if the relevant BTC interrupt is not masked.
  - 5. LLI means that the register field is updated with the content of the linked list item.

### 40.5.4.4 Replay Mode of Channel Registers

During automatic replay mode, the channel registers are reloaded with their initial values at the completion of each buffer and the new values used for the new buffer. Depending on the row number in Table 40-2, some or all of the DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_CTRLAx and DMAC\_CTRLBx channel registers are reloaded from their initial value at the start of a buffer transfer.

#### 40.5.4.5 Contiguous Address Between Buffers

In this case, the address between successive buffers is selected to be a continuation from the end of the previous buffer. Enabling the source or destination address to be contiguous between buffers is a function of DMAC\_CTRLAx.SRC\_DSCR, DMAC\_CFGx.SRC\_REP, DMAC\_CTRLAx.DST\_DSCR and DMAC\_CFGx.DST\_REP registers.



### 40.5.4.6 Suspension of Transfers Between buffers

At the end of every buffer transfer, an end of buffer interrupt is asserted if:

the channel buffer interrupt is unmasked, DMAC\_EBCIMR.BTC[n] = '1', where n is the channel number.

Note: The buffer complete interrupt is generated at the completion of the buffer transfer to the destination.

At the end of a chain of multiple buffers, an end of linked list interrupt is asserted if:

• the channel end of chained buffer interrupt is unmasked, DMAC\_EBCIMR.CBTC[n] = '1', when n is the channel number.

### 40.5.4.7 Ending Multi-buffer Transfers

All multi-buffer transfers must end as shown in Row 1 of Table 40-2 on page 979. At the end of every buffer transfer, the DMAC samples the row number, and if the DMAC is in Row 1 state, then the previous buffer transferred was the last buffer and the DMAC transfer is terminated.

For rows 9, 10 and 11 of Table 40-2 on page 979, (DMAC\_DSCRx = 0 and DMAC\_CTRLBx.AUTO is set), multi-buffer DMAC transfers continue until the automatic mode is disabled by writing a '1' in DMAC\_CTRLBx.AUTO bit. This bit should be programmed to zero in the end of buffer interrupt service routine that services the next-to-last buffer transfer. This puts the DMAC into Row 1 state.

For rows 2, 3, 4, 5, and 6 (DMAC\_CRTLBx.AUTO cleared) the user must setup the last buffer descriptor in memory such that both LLI.DMAC\_CTRLBx.SRC\_DSCR and LLI.DMAC\_CTRLBx.DST\_DSCR are one and LLI.DMAC\_DSCRx is set to 0.

### 40.5.5 Programming a Channel

Four registers, the DMAC\_DSCRx, the DMAC\_CTRLAx, the DMAC\_CTRLBx and DMAC\_CFGx, need to be programmed to set up whether single or multi-buffer transfers take place, and which type of multi-buffer transfer is used. The different transfer types are shown in Table 40-2 on page 979.

The "BTSIZE, SADDR and DADDR" columns indicate where the values of DMAC\_SARx, DMAC\_DARx, DMAC\_CTLx, and DMAC\_LLPx are obtained for the next buffer transfer when multi-buffer DMAC transfers are enabled.



### 40.5.5.1 Programming Examples

### 40.5.5.2 Single-buffer Transfer (Row 1)

- Read the Channel Handler Status Register DMAC\_CHSR.ENABLE Field to choose a free (disabled) channel.
- 2. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the interrupt status register, DMAC EBCISR.
- 3. Program the following channel registers:
  - a. Write the starting source address in the DMAC\_SADDRx register for channel x.
  - b. Write the starting destination address in the DMAC\_DADDRx register for channel x.
  - c. Program DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_CFGx according to Row 1 as shown in Table 40-2 on page 979. Program the DMAC\_CTRLBx register with both DST\_DSCR and SRC\_DSCR fields set to one and AUTO field set to 0.
  - d. Write the control information for the DMAC transfer in the DMAC\_CTRLAx and DMAC\_CTRLBx registers for channel x. For example, in the register, you can program the following:
    - i. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control device by programming the FC of the DMAC\_CTRLBx register.
    - ii. Set up the transfer characteristics, such as:
    - Transfer width for the source in the SRC\_WIDTH field.
    - Transfer width for the destination in the DST\_WIDTH field.
    - Source AHB Master interface layer in the SIF field where source resides.
    - Destination AHB Master Interface layer in the DIF field where destination resides.
    - Incrementing/decrementing or fixed address for source in SRC\_INC field.
    - Incrementing/decrementing or fixed address for destination in DST\_INC field.
  - e. Write the channel configuration information into the DMAC\_CFGx register for channel x.
    - i. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_H2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests. Writing a '0' activates the software handshaking interface to handle source/destination requests.
    - ii. If the hardware handshaking interface is activated for the source or destination peripheral, assign a handshaking interface to the source and destination peripheral. This requires programming the SRC\_PER and DST\_PER bits, respectively.
  - f. If source picture-in-picture mode is enabled (DMAC\_CTRLBx.SRC\_PIP is enabled), program the DMAC\_SPIPx register for channel x.
  - g. If destination picture-in-picture mode is enabled (DMAC\_CTRLBx.DST\_PIP is enabled), program the DMAC\_DPIPx register for channel x.
- 4. After the DMAC selected channel has been programmed, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit, where n is the channel number. Make sure that bit 0 of DMAC\_EN.ENABLE register is enabled.
- Source and destination request single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripherals). The DMAC acknowledges at the completion of every transaction (chunk and single) in the buffer and carry out the buffer transfer.
- 6. Once the transfer completes, hardware sets the interrupts and disables the channel. At this time you can either respond to the buffer Complete or Transfer Complete interrupts, or poll for the Channel Handler Status Register (DMAC\_CHSR.ENABLE[n]) bit until it is cleared by hardware, to detect when the transfer is complete.



### 40.5.5.3 Multi-buffer Transfer with Linked List for Source and Linked List for Destination (Row 4)

- 1. Read the Channel Enable register to choose a free (disabled) channel.
- Set up the chain of Linked List Items (otherwise known as buffer descriptors) in memory. Write the control
  information in the LLI.DMAC\_CTRLAx and LLI.DMAC\_CTRLBx registers location of the buffer descriptor for
  each LLI in memory (see Figure 40-6 on page 983) for channel x. For example, in the register, you can
  program the following:
  - a. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control device by programming the FC of the DMAC\_CTRLBx register.
  - b. Set up the transfer characteristics, such as:
    - i. Transfer width for the source in the SRC\_WIDTH field.
    - ii. Transfer width for the destination in the DST\_WIDTH field.
    - iii. Source AHB master interface layer in the SIF field where source resides.
    - iv. Destination AHB master interface layer in the DIF field where destination resides.
    - v. Incrementing/decrementing or fixed address for source in SRC\_INCR field.
    - vi. Incrementing/decrementing or fixed address for destination DST\_INCR field.
- 3. Write the channel configuration information into the DMAC\_CFGx register for channel x.
  - a. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_H2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests for the specific channel. Writing a '0' activates the software handshaking interface to handle source/destination requests.
  - b. If the hardware handshaking interface is activated for the source or destination peripheral, assign the handshaking interface to the source and destination peripheral. This requires programming the SRC\_PER and DST\_PER bits, respectively.
- 4. Make sure that the LLI.DMAC\_CTRLBx register locations of all LLI entries in memory (except the last) are set as shown in Row 4 of Table 40-2 on page 979. The LLI.DMAC\_CTRLBx register of the last Linked List Item must be set as described in Row 1 of Table 40-2. Figure 40-5 on page 978 shows a Linked List example with two list items.
- 5. Make sure that the LLI.DMAC\_DSCRx register locations of all LLI entries in memory (except the last) are non-zero and point to the base address of the next Linked List Item.
- 6. Make sure that the LLI.DMAC\_SADDRx/LLI.DMAC\_DADDRx register locations of all LLI entries in memory point to the start source/destination buffer address preceding that LLI fetch.
- 7. Make sure that the LLI.DMAC\_CTRLAx.DONE field of the LLI.DMAC\_CTRLAx register locations of all LLI entries in memory are cleared.
- 8. If source picture-picture mode is enabled (DMAC\_CTRLBx.SRC\_PIP is enabled), program the DMAC\_SPIPx register for channel x.
- 9. If destination picture-in-picture is enabled (DMAC\_CTRLBx.DST\_PIP is enabled), program the DMAC\_DPIPx register for channel x.
- 10. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the status register: DMAC EBCISR.
- 11. Program the DMAC\_CTRLBx, DMAC\_CFGx registers according to Row 4 as shown in Table 40-2 on page 979.
- 12. Program the DMAC\_DSCRx register with DMAC\_DSCRx(0), the pointer to the first Linked List item.
- 13. Finally, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit, where n is the channel number. The transfer is performed.
- 14. The DMAC fetches the first LLI from the location pointed to by DMAC\_DSCRx(0).



- Note: The LLI.DMAC\_SADDRx, LLI. DMAC\_DADDRx, LLI.DMAC\_DSCRx, LLI.DMAC\_CTRLAx and LLI.DMAC\_CTRLBx registers are fetched. The DMAC automatically reprograms the DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_DSCRx, DMAC\_CTRLBx and DMAC\_CTRLAx channel registers from the DMAC\_DSCRx(0).
  - 15. Source and destination request single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripheral). The DMAC acknowledges at the completion of every transaction (chunk and single) in the buffer and carry out the buffer transfer.
  - 16. Once the buffer of data is transferred, the DMAC\_CTRLAx register is written out to system memory at the same location and on the same layer (DMAC\_DSCRx.DSCR\_IF) where it was originally fetched, that is, the location of the DMAC\_CTRLAx register of the linked list item fetched prior to the start of the buffer transfer. Only DMAC\_CTRLAx register is written out because only the DMAC\_CTRLAx.BTSIZE and DMAC\_CTRLAX.DONE bits have been updated by DMAC hardware. Additionally, the DMAC\_CTRLAx.DONE bit is asserted when the buffer transfer has completed.
- Note: Do not poll the DMAC\_CTRLAx.DONE bit in the DMAC memory map. Instead, poll the LLI.DMAC\_CTRLAx.DONE bit in the LLI for that buffer. If the poll LLI.DMAC\_CTRLAx.DONE bit is asserted, then this buffer transfer has completed. This LLI.DMAC\_CTRLAx.DONE bit was cleared at the start of the transfer.
  - 17. The DMAC does not wait for the buffer interrupt to be cleared, but continues fetching the next LLI from the memory location pointed to by current DMAC\_DSCRx register and automatically reprograms the DMAC\_SADDRx, DMAC\_DADDRx, DMAC\_DSCRx, DMAC\_CTRLAx and DMAC\_CTRLBx channel registers. The DMAC transfer continues until the DMAC determines that the DMAC\_CTRLBx and DMAC\_DSCRx registers at the end of a buffer transfer match described in Row 1 of Table 40-2 on page 979. The DMAC then knows that the previous buffer transferred was the last buffer in the DMAC transfer. The DMAC transfer might look like that shown in Figure 40-6.





Figure 40-6. Multi-buffer with Linked List Address for Source and Destination

If the user needs to execute a DMAC transfer where the source and destination address are contiguous but the amount of data to be transferred is greater than the maximum buffer size DMAC\_CTRLAx.BTSIZE, then this can be achieved using the type of multi-buffer transfer as shown in Figure 40-7.




Figure 40-7. Multi-buffer with Linked Address for Source and Destination Buffers are Contiguous



The DMAC transfer flow is shown in Figure 40-8 on page 985.

Figure 40-8. DMAC Transfer Flow for Source and Destination Linked List Address





### 40.5.5.4 Multi-buffer Transfer with Source Address Auto-reloaded and Destination Address Auto-reloaded (Row 10)

- 1. Read the Channel Enable register to choose an available (disabled) channel.
- 2. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the interrupt status register. Program the following channel registers:
  - a. Write the starting source address in the DMAC\_SADDRx register for channel x.
  - b. Write the starting destination address in the DMAC\_DADDRx register for channel x.
  - c. Program DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_CFGx according to Row 10 as shown in Table 40-2 on page 979. Program the DMAC\_DSCRx register with '0'.
  - d. Write the control information for the DMAC transfer in the DMAC\_CTRLAx and DMAC\_CTRLBx register for channel x. For example, in the register, you can program the following:
    - i. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control device by programming the FC of the DMAC\_CTRLBx register.
    - ii. Set up the transfer characteristics, such as:
    - Transfer width for the source in the SRC\_WIDTH field.
    - Transfer width for the destination in the DST\_WIDTH field.
    - Source AHB master interface layer in the SIF field where source resides.
    - Destination AHB master interface layer in the DIF field where destination resides.
    - Incrementing/decrementing or fixed address for source in SRC\_INCR field.
    - Incrementing/decrementing or fixed address for destination in DST\_INCR field.
  - e. If source picture-in-picture mode is enabled (DMAC\_CTRLBx.SPIP is enabled), program the DMAC\_SPIPx register for channel x.
  - If destination picture-in-picture is enabled (DMAC\_CTRLBx.DPIP), program the DMAC\_DPIPx register for channel x.
  - g. Write the channel configuration information into the DMAC\_CFGx register for channel x. Ensure that the reload bits, DMAC\_CFGx.SRC\_REP, DMAC\_CFGx.DST\_REP and DMAC\_CTRLBx.AUTO are enabled.
    - i. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_h2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests for the specific channel. Writing a '0' activates the software handshaking interface to handle source/destination requests.
    - ii. If the hardware handshaking interface is activated for the source or destination peripheral, assign handshaking interface to the source and destination peripheral. This requires programming the SRC\_PER and DST\_PER bits, respectively.
- 3. After the DMAC selected channel has been programmed, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit where is the channel number. Make sure that bit 0 of the DMAC\_EN register is enabled.
- 4. Source and destination request single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripherals). The DMAC acknowledges on completion of each chunk/single transaction and carry out the buffer transfer.
- 5. When the buffer transfer has completed, the DMAC reloads the DMAC\_SADDRx, DMAC\_DADDRx and DMAC\_CTRLAx registers. Hardware sets the buffer Complete interrupt. The DMAC then samples the row number as shown in Table 40-2 on page 979. If the DMAC is in Row 1, then the DMAC transfer has completed. Hardware sets the transfer complete interrupt and disables the channel. So you can either respond to the Buffer Complete or Chained buffer transfer Complete interrupts, or poll for the Channel Enable in the Channel Status Register (DMAC\_CHSR.ENABLE[n]) until it is disabled, to detect when the transfer is complete. If the DMAC is not in Row 1, the next step is performed.



- 6. The DMAC transfer proceeds as follows:
  - a. If interrupts is un-masked (DMAC\_EBCIMR.BTC[x] = '1', where x is the channel number) hardware sets the buffer complete interrupt when the buffer transfer has completed. It then stalls until the STALLED[n] bit of DMAC\_CHSR is cleared by software, writing '1' to DMAC\_CHER.KEEPON[n] bit where n is the channel number. If the next buffer is to be the last buffer in the DMAC transfer, then the buffer complete ISR (interrupt service routine) should clear the automatic mode bit in the DMAC\_CTRLBx.AUTO bit. This put the DMAC into Row 1 as shown in Table 40-2 on page 979. If the next buffer is not the last buffer in the DMAC transfer, then the reload bits should remain enabled to keep the DMAC in Row 4.
  - b. If the buffer complete interrupt is masked (DMAC\_EBCIMR.BTC[x] = '1', where x is the channel number), then hardware does not stall until it detects a write to the buffer complete interrupt enable register DMAC\_EBCIER but starts the next buffer transfer immediately. In this case software must clear the automatic mode bit in the DMAC\_CTRLB to put the DMAC into ROW 1 of Table 40-2 on page 979 before the last buffer of the DMAC transfer has completed. The transfer is similar to that shown in Figure 40-9. The DMAC transfer flow is shown in Figure 40-10 on page 988.

Figure 40-9. Multi-buffer DMAC Transfer with Source and Destination Address Auto-reloaded







Figure 40-10. DMAC Transfer Flow for Source and Destination Address Auto-reloaded



### 40.5.5.5 Multi-buffer Transfer with Source Address Auto-reloaded and Linked List Destination Address (Row 6)

- 1. Read the Channel Enable register to choose a free (disabled) channel.
- 2. Set up the chain of linked list items (otherwise known as buffer descriptors) in memory. Write the control information in the LLI.DMAC\_CTRLAx and DMAC\_CTRLBx registers location of the buffer descriptor for each LLI in memory for channel x. For example, in the register you can program the following:
  - a. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control peripheral by programming the FC of the DMAC\_CTRLBx register.
  - b. Set up the transfer characteristics, such as:
    - i. Transfer width for the source in the SRC WIDTH field.
    - ii. Transfer width for the destination in the DST\_WIDTH field.
  - iii. Source AHB master interface layer in the SIF field where source resides.
  - iv. Destination AHB master interface layer in the DIF field where destination resides.
  - v. Incrementing/decrementing or fixed address for source in SRC\_INCR field.
  - vi. Incrementing/decrementing or fixed address for destination DST\_INCR field.
- 3. Write the starting source address in the DMAC\_SADDRx register for channel x.

Note: The values in the LLI.DMAC\_SADDRx register locations of each of the Linked List Items (LLIs) setup up in memory, although fetched during a LLI fetch, are not used.



- 4. Write the channel configuration information into the DMAC\_CFGx register for channel x.
  - a. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_H2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests for the specific channel. Writing a '0' activates the software handshaking interface source/destination requests.
  - b. If the hardware handshaking interface is activated for the source or destination peripheral, assign handshaking interface to the source and destination peripheral. This requires programming the SRC\_PER and DST\_PER bits, respectively.
- 5. Make sure that the LLI.DMAC\_CTRLBx register locations of all LLIs in memory (except the last) are set as shown in Row 6 of Table 40-2 on page 979 while the LLI.DMAC\_CTRLBx register of the last Linked List item must be set as described in Row 1 of Table 40-2. Figure 40-5 on page 978 shows a Linked List example with two list items.
- 6. Make sure that the LLI.DMAC\_DSCRx register locations of all LLIs in memory (except the last) are non-zero and point to the next Linked List Item.
- 7. Make sure that the LLI.DMAC\_DADDRx register location of all LLIs in memory point to the start destination buffer address proceeding that LLI fetch.
- 8. Make sure that the LLI.DMAC\_CTLx.DONE field of the LLI.DMAC\_CTRLA register locations of all LLIs in memory is cleared.
- 9. If source picture-in-picture is enabled (DMAC\_CTRLBx.SPIP is enabled), program the DMAC\_SPIPx register for channel x.
- 10. If destination picture-in-picture is enabled (DMAC\_CTRLBx.DPIP is enabled), program the DMAC\_DPIPx register for channel x.
- 11. Clear any pending interrupts on the channel from the previous DMAC transfer by reading to the DMAC EBCISR.
- 12. Program the DMAC\_CTLx, DMAC\_CFGx registers according to Row 6 as shown in Table 40-2 on page 979.
- 13. Program the DMAC\_DSCRx register with DMAC\_DSCRx(0), the pointer to the first Linked List item.
- 14. Finally, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit where n is the channel number. The transfer is performed. Make sure that bit 0 of the DMAC\_EN register is enabled.
- 15. The DMAC fetches the first LLI from the location pointed to by DMAC\_DSCRx(0).
- Note: The LLI.DMAC\_SADDRx, LLI.DMAC\_DADDRx, LLI. DMAC\_LLPx LLI.DMAC\_CTRLAx and LLI.DMAC\_CTRLBx registers are fetched. The LLI.DMAC\_SADDRx register although fetched is not used.
- 16. Source and destination request single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripherals). DMAC acknowledges at the completion of every transaction (chunk and single) in the buffer and carry out the buffer transfer.
- 17. The DMAC\_CTRLAx register is written out to system memory. The DMAC\_CTRLAx register is written out to the same location on the same layer (DMAC\_DSCRx.DSCR\_IF) where it was originally fetched, that is the location of the DMAC\_CTRLAx register of the linked list item fetched prior to the start of the buffer transfer. Only DMAC\_CTRLAx register is written out, because only the DMAC\_CTRLAx.BTSIZE and DMAC\_CTRLAx.DONE fields have been updated by hardware within the DMAC. The LLI.DMAC\_CTRLAx.DONE bit is asserted to indicate buffer completion Therefore, software can poll the LLI.DMAC\_CTRLAx.DONE field of the DMAC\_CTRLAx register in the LLi to ascertain when a buffer transfer has completed.
- Note: Do not poll the DMAC\_CTRLAx.DONE bit in the DMAC memory map. Instead poll the LLI.DMAC\_CTRLAx.DONE bit in the LLI for that buffer. If the polled LLI.DMAC\_CTRLAx.DONE bit is asserted, then this buffer transfer has completed. This LLI.DMAC\_CTRLA.DONE bit was cleared at the start of the transfer.
  - 18. The DMAC reloads the DMAC\_SADDRx register from the initial value. Hardware sets the buffer complete interrupt. The DMAC samples the row number as shown in Table 40-2 on page 979. If the DMAC is in Row 1, then the DMAC transfer has completed. Hardware sets the transfer complete interrupt and disables the



- channel. You can either respond to the Buffer Complete or Chained buffer Transfer Complete interrupts, or poll for the Channel Enable (DMAC\_CHSR.ENABLE) bit until it is cleared by hardware, to detect when the transfer is complete. If the DMAC is not in Row 1 as shown in Table 40-2 on page 979, the following step is performed.
- 19. The DMAC fetches the next LLI from memory location pointed to by the current DMAC\_DSCRx register, and automatically reprograms the DMAC\_DADDRx, DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_DSCRx channel registers. Note that the DMAC\_SADDRx is not re-programmed as the reloaded value is used for the next DMAC buffer transfer. If the next buffer is the last buffer of the DMAC transfer then the DMAC\_CTRLBx and DMAC\_DSCRx registers just fetched from the LLI should match Row 1 of Table 40-2 on page 979. The DMAC transfer might look like that shown in Figure 40-11.

Address of Source Layer

Buffer0
DADDR(0)
Buffer1
DADDR(1)
Buffer2
DADDR(2)
BufferN
DADDR(N)


**Destination Buffers** 

Figure 40-11. Multi-buffer DMAC Transfer with Source Address Auto-reloaded and Linked List Destination Address

The DMAC Transfer flow is shown in Figure 40-12 on page 991.

Source Buffers

Figure 40-12. DMAC Transfer Flow for Replay Mode at Source and Linked List Destination Address



#### 40.5.5.6 Multi-buffer Transfer with Source Address Auto-reloaded and Contiguous Destination Address (Row 11)

- 1. Read the Channel Enable register to choose a free (disabled) channel.
- 2. Clear any pending interrupts on the channel from the previous DMAC transfer by reading to the Interrupt Status Register.
- 3. Program the following channel registers:
  - a. Write the starting source address in the DMAC\_SADDRx register for channel x.
  - b. Write the starting destination address in the DMAC\_DADDRx register for channel x.
  - c. Program DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_CFGx according to Row 11 as shown in Table 40-2 on page 979. Program the DMAC\_DSCRx register with '0'. DMAC\_CTRLBx.AUTO field is set to '1' to enable automatic mode support.
  - d. Write the control information for the DMAC transfer in the DMAC\_CTRLBx and DMAC\_CTRLAx register for channel x. For example, in this register, you can program the following:
    - i. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control device by programming the FC of the DMAC\_CTRLBx register.
    - ii. Set up the transfer characteristics, such as:
    - Transfer width for the source in the SRC WIDTH field.
    - Transfer width for the destination in the DST WIDTH field.
    - Source AHB master interface layer in the SIF field where source resides.
    - Destination AHB master interface master layer in the DIF field where destination resides.




- Incrementing/decrementing or fixed address for source in SRC\_INCR field.
- Incrementing/decrementing or fixed address for destination in DST\_INCR field.
- e. If source picture-in-picture is enabled (DMAC\_CTRLBx.SPIP is enabled), program the DMAC\_SPIPx register for channel x.
- If destination picture-in-picture is enabled (DMAC\_CTRLBx.DPIP), program the DMAC\_DPIPx register for channel x.
- g. Write the channel configuration information into the DMAC\_CFGx register for channel x.
  - i. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_H2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests for the specific channel. Writing a '0' activates the software handshaking interface to handle source/destination requests.
  - ii. If the hardware handshaking interface is activated for the source or destination peripheral, assign handshaking interface to the source and destination peripheral. This requires programming the SRC\_PER and DST\_PER bits, respectively.
- 4. After the DMAC channel has been programmed, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit where n is the channel number. Make sure that bit 0 of the DMAC\_EN.ENABLE register is enabled.
- 5. Source and destination request single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripherals). The DMAC acknowledges at the completion of every transaction (chunk and single) in the buffer and carries out the buffer transfer.
- 6. When the buffer transfer has completed, the DMAC reloads the DMAC\_SADDRx register. The DMAC\_DADDRx register remains unchanged. Hardware sets the buffer complete interrupt. The DMAC then samples the row number as shown in Table 40-2 on page 979. If the DMAC is in Row 1, then the DMAC transfer has completed. Hardware sets the transfer complete interrupt and disables the channel. So you can either respond to the Buffer Complete or Transfer Complete interrupts, or poll for ENABLE field in the Channel Status Register (DMAC\_CHSR.ENABLE[n] bit) until it is cleared by hardware, to detect when the transfer is complete. If the DMAC is not in Row 1, the next step is performed.
- 7. The DMAC transfer proceeds as follows:
  - a. If the buffer complete interrupt is un-masked (DMAC\_EBCIMR.BTC[x] = '1', where x is the channel number) hardware sets the buffer complete interrupt when the buffer transfer has completed. It then stalls until STALLED[n] bit of DMAC\_CHSR is cleared by writing in the KEEPON[n] field of DMAC\_CHER where n is the channel number. If the next buffer is to be the last buffer in the DMAC transfer, then the buffer complete ISR (interrupt service routine) should clear the automatic mode bit, DMAC\_CTRLBx.AUTO. This puts the DMAC into Row 1 as shown in Table 40-2 on page 979. If the next buffer is not the last buffer in the DMAC transfer then the automatic transfer mode bit should remain enabled to keep the DMAC in Row 11 as shown in Table 40-2 on page 979.
  - b. If the buffer complete interrupt is masked (DMAC\_EBCIMR.BTC[x] = '1', where x is the channel number) then hardware does not stall until it detects a write to the buffer transfer completed interrupt enable register but starts the next buffer transfer immediately. In this case software must clear the automatic mode bit, DMAC\_CTRLBx.AUTO, to put the device into ROW 1 of Table 40-2 on page 979 before the last buffer of the DMAC transfer has completed.

The transfer is similar to that shown in Figure 40-13 on page 993.

The DMAC Transfer flow is shown in Figure 40-14 on page 994.



Figure 40-13. Multi-buffer Transfer with Source Address Auto-reloaded and Contiguous Destination Address





Channel Enabled by software **Buffer Transfer** Replay mode for SADDRx, Contiguous mode for DADDRx CTRLAx, CTRLBx **Buffer Complete interrupt** generated here **Buffer Transfer Complete** Is HDMA in Row1of yes interrupt generated here **HDMA State Machine Table?** Channel Disabled by nο hardware no DMA\_EBCIMR[x]=1? yes Stall until STALLED field is cleared by software writing

Figure 40-14. DMAC Transfer Replay Mode is Enabled for the Source and Contiguous Destination Address

#### 40.5.5.7 Multi-buffer DMAC Transfer with Linked List for Source and Contiguous Destination Address (Row 2)

- 1. Read the Channel Enable register to choose a free (disabled) channel.
- Set up the linked list in memory. Write the control information in the LLI.DMAC\_CTRLAx and LLI.DMAC\_CTRLBx register location of the buffer descriptor for each LLI in memory for channel x. For example, in the register, you can program the following:
  - a. Set up the transfer type (memory or non-memory peripheral for source and destination) and flow control device by programming the FC of the DMAC\_CTRLBx register.

**KEEPON Field** 

- b. Set up the transfer characteristics, such as:
  - i. Transfer width for the source in the SRC\_WIDTH field.
  - ii. Transfer width for the destination in the DST\_WIDTH field.
  - iii. Source AHB master interface layer in the SIF field where source resides.
  - iv. Destination AHB master interface layer in the DIF field where destination resides.
  - v. Incrementing/decrementing or fixed address for source in SRC\_INCR field.
- vi. Incrementing/decrementing or fixed address for destination DST\_INCR field.
- Write the starting destination address in the DMAC\_DADDRx register for channel x.



Note: The values in the LLI.DMAC\_DADDRx register location of each Linked List Item (LLI) in memory, although fetched during an LLI fetch, are not used.

- 4. Write the channel configuration information into the DMAC\_CFGx register for channel x.
  - a. Designate the handshaking interface type (hardware or software) for the source and destination peripherals. This is not required for memory. This step requires programming the SRC\_H2SEL/DST\_H2SEL bits, respectively. Writing a '1' activates the hardware handshaking interface to handle source/destination requests for the specific channel. Writing a '0' activates the software handshaking interface to handle source/destination requests.
  - b. If the hardware handshaking interface is activated for the source or destination peripheral, assign handshaking interface to the source and destination peripherals. This requires programming the SRC PER and DST PER bits, respectively.
- Make sure that all LLI.DMAC\_CTRLBx register locations of the LLI (except the last) are set as shown in Row 2 of Table 40-2 on page 979, while the LLI.DMAC\_CTRLBx register of the last Linked List item must be set as described in Row 1 of Table 40-2. Figure 40-5 on page 978 shows a Linked List example with two list items.
- 6. Make sure that the LLI.DMAC\_DSCRx register locations of all LLIs in memory (except the last) are non-zero and point to the next Linked List Item.
- 7. Make sure that the LLI.DMAC\_SADDRx register location of all LLIs in memory point to the start source buffer address proceeding that LLI fetch.
- 8. Make sure that the LLI.DMAC\_CTRLAx.DONE field of the LLI.DMAC\_CTRLAx register locations of all LLIs in memory is cleared.
- 9. If source picture-in-picture is enabled (DMAC\_CTRLBx.SPIP is enabled), program the DMAC\_SPIPx register for channel x.
- 10. If destination picture-in-picture is enabled (DMAC\_CTRLBx.DPIP is enabled), program the DMAC\_DPIPx register for channel x.
- 11. Clear any pending interrupts on the channel from the previous DMAC transfer by reading the interrupt status register.
- 12. Program the DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_CFGx registers according to Row 2 as shown in Table 40-2 on page 979
- 13. Program the DMAC\_DSCRx register with DMAC\_DSCRx(0), the pointer to the first Linked List item.
- 14. Finally, enable the channel by writing a '1' to the DMAC\_CHER.ENABLE[n] bit. The transfer is performed. Make sure that bit 0 of the DMAC\_EN register is enabled.
- 15. The DMAC fetches the first LLI from the location pointed to by DMAC DSCRx(0).
- Note: The LLI.DMAC\_SADDRx, LLI.DMAC\_DADDRx, LLI.DMAC\_DSCRx and LLI.DMAC\_CTRLA/Bx registers are fetched. The LLI.DMAC\_DADDRx register location of the LLI although fetched is not used. The DMAC\_DADDRx register in the DMAC remains unchanged.
  - 16. Source and destination requests single and chunk DMAC transactions to transfer the buffer of data (assuming non-memory peripherals). The DMAC acknowledges at the completion of every transaction (chunk and single) in the buffer and carry out the buffer transfer
  - 17. Once the buffer of data is transferred, the DMAC\_CTRLAx register is written out to system memory at the same location and on the same layer (DMAC\_DSCRx.DSCR\_IF) where it was originally fetched, that is, the location of the DMAC\_CTRLAx register of the linked list item fetched prior to the start of the buffer transfer. Only DMAC\_CTRLAx register is written out because only the DMAC\_CTRLAx.BTSIZE and DMAC\_CTRLAX.DONE fields have been updated by DMAC hardware. Additionally, the DMAC\_CTRLAx.DONE bit is asserted when the buffer transfer has completed.
- Note: Do not poll the DMAC\_CTRLAx.DONE bit in the DMAC memory map. Instead, poll the LLI.DMAC\_CTRLAx.DONE bit in the LLI for that buffer. If the poll LLI.DMAC\_CTRLAx.DONE bit is asserted, then this buffer transfer has completed. This LLI.DMAC\_CTRLAx.DONE bit was cleared at the start of the transfer.



18. The DMAC does not wait for the buffer interrupt to be cleared, but continues and fetches the next LLI from the memory location pointed to by current DMAC\_DSCRx register and automatically reprograms the DMAC\_SADDRx, DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_DSCRx channel registers. The DMAC\_DADDRx register is left unchanged. The DMAC transfer continues until the DMAC samples the DMAC\_CTRLAx, DMAC\_CTRLBx and DMAC\_DSCRx registers at the end of a buffer transfer match that described in Row 1 of Table 40-2 on page 979. The DMAC then knows that the previous buffer transferred was the last buffer in the DMAC transfer.

The DMAC transfer might look like that shown in Figure 40-15 Note that the destination address is decrementing.

Address of Address of Source Layer **Destination Layer** Buffer 2 SADDR(2) Buffer 2 DADDR(2) Buffer 1 Buffer 1 SADDR(1) DADDR(1) Buffer 0 DADDR(0) Buffer 0 SADDR(0)


**Destination Buffers** 

Figure 40-15. DMAC Transfer with Linked List Source Address and Contiguous Destination Address

The DMAC transfer flow is shown in Figure 40-16 on page 997.

Source Buffers

Figure 40-16. DMAC Transfer Flow for Linked List Source Address and Contiguous Destination Address





### 40.5.6 Disabling a Channel Prior to Transfer Completion

Under normal operation, software enables a channel by writing a '1' to the Channel Handler Enable Register, DMAC\_CHER.ENABLE[n], and hardware disables a channel on transfer completion by clearing the DMAC\_CHSR.ENABLE[n] register bit.

The recommended way for software to disable a channel without losing data is to use the SUSPEND[n] bit in conjunction with the EMPTY[n] bit in the Channel Handler Status Register.

- If software wishes to disable a channel n prior to the DMAC transfer completion, then it can set the DMAC\_CHER.SUSPEND[n] bit to tell the DMAC to halt all transfers from the source peripheral. Therefore, the channel FIFO receives no new data.
- 2. Software can now poll the DMAC\_CHSR.EMPTY[n] bit until it indicates that the channel n FIFO is empty, where n is the channel number.
- 3. The DMAC\_CHER.ENABLE[n] bit can then be cleared by software once the channel n FIFO is empty, where n is the channel number.

When DMAC\_CTRLAx.SRC\_WIDTH is less than DMAC\_CTRLAx.DST\_WIDTH and the DMAC\_CHSRx.SUSPEND[n] bit is high, the DMAC\_CHSRx.EMPTY[n] is asserted once the contents of the FIFO do not permit a single word of DMAC\_CTRLAx.DST\_WIDTH to be formed. However, there may still be data in the channel FIFO but not enough to form a single transfer of DMAC\_CTLx.DST\_WIDTH width. In this configuration, once the channel is disabled, the remaining data in the channel FIFO are not transferred to the destination peripheral. It is permitted to remove the channel from the suspension state by writing a '1' to the DMAC\_CHER.RESUME[n] field register. The DMAC transfer completes in the normal manner. n defines the channel number.

Note: If a channel is disabled by software, an active single or chunk transaction is not guaranteed to receive an acknowledgement.

#### 40.5.6.1 Abnormal Transfer Termination

A DMAC transfer may be terminated abruptly by software by clearing the channel enable bit, DMAC\_CHDR.ENABLE[n] where n is the channel number. This does not mean that the channel is disabled immediately after the DMAC\_CHSR.ENABLE[n] bit is cleared over the APB interface. Consider this as a request to disable the channel. The DMAC\_CHSR.ENABLE[n] must be polled and then it must be confirmed that the channel is disabled by reading back 0.

Software may terminate all channels abruptly by clearing the global enable bit in the DMAC Configuration Register (DMAC\_EN.ENABLE bit). Again, this does not mean that all channels are disabled immediately after the DMAC\_EN.ENABLE is cleared over the APB slave interface. Consider this as a request to disable all channels. The DMAC\_CHSR.ENABLE must be polled and then it must be confirmed that all channels are disabled by reading back '0'.

Note: If the channel enable bit is cleared while there is data in the channel FIFO, this data is not sent to the destination peripheral and is not present when the channel is re-enabled. For read sensitive source peripherals, such as a source FIFO, this data is therefore lost. When the source is not a read sensitive device (i.e., memory), disabling a channel without waiting for the channel FIFO to empty may be acceptable as the data is available from the source peripheral upon request and is not lost.

Note: If a channel is disabled by software, an active single or chunk transaction is not guaranteed to receive an acknowledgement.



## 40.6 DMAC Software Requirements

- There must not be any write operation to Channel registers in an active channel after the channel enable is made HIGH. If any channel parameters must be reprogrammed, this can only be done after disabling the DMAC channel.
- When destination peripheral is defined as the flow controller, source single transfer request are not serviced until Destination Peripheral has asserted its Last Transfer Flag.
- When Source Peripheral is flow controller, destination single transfer request are not serviced until Source Peripheral has asserted its Last Transfer Flag.
- When destination peripheral is defined as the flow controller, if the destination width is smaller than the source width, then a data loss may occur, and the loss is equal to Source Single Transfer size in bytesdestination Single Transfer size in bytes.
- When a Memory to Peripheral transfer occurs if the destination peripheral is flow controller, then a prefetch
  operation is performed. It means that data are extracted from memory before any request from the
  peripheral is generated.
- You must program the DMAC\_SADDRx and DMAC\_DADDRx channel registers with a byte, half-word and word aligned address depending on the source width and destination width.
- After the software disables a channel by writing into the channel disable register, it must re-enable the channel only after it has polled a 0 in the corresponding channel enable status register. This is because the current AHB Burst must terminate properly.
- If you program the BTSIZE field in the DMAC\_CTRLA, as zero, and the DMAC is defined as the flow controller, then the channel is automatically disabled.
- When hardware handshaking interface protocol is fully implemented, a peripheral is expected to deassert
  any sreq or breq signals on receiving the ack signal irrespective of the request the ack was asserted in
  response to.
- Multiple Transfers involving the same peripheral must not be programmed and enabled on different channel, unless this peripheral integrates several hardware handshaking interface.
- When a Peripheral is flow controller, the targeted DMAC Channel must be enabled before the Peripheral. If you do not ensure this the DMAC Channel might miss a Last Transfer Flag, if the First DMAC request is also the last transfer.
- When AUTO Field is set to TRUE, then the BTSIZE Field is automatically reloaded from its previous value.
   BTSIZE must be initialized to a non zero value if the first transfer is initiated with AUTO field set to TRUE even if LLI mode is enabled because the LLI fetch operation will not update this field.



# 40.7 DMA Controller (DMAC) User Interface

Table 40-3. Register Mapping

Offset	Register	Name	Access	Reset
0x000	DMAC Global Configuration Register	DMAC_GCFG	Read/Write	0x10
0x004	DMAC Enable Register	DMAC_EN	Read/Write	0x0
0x008	DMAC Software Single Request Register	DMAC_SREQ	Read/Write	0x0
0x00C	DMAC Software Chunk Transfer Request Register	DMAC_CREQ	Read/Write	0x0
0x010	DMAC Software Last Transfer Flag Register	DMAC_LAST	Read/Write	0x0
0x014	Reserved	_	_	_
0x018	DMAC Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register	DMAC_EBCIER	Write-only	_
0x01C	DMAC Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register	DMAC_EBCIDR	Write-only	_
0x020	DMAC Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register	DMAC_EBCIMR	Read-only	0x0
0x024	DMAC Error, Chained Buffer transfer completed and Buffer transfer completed Status Register	DMAC_EBCISR	Read-only	0x0
0x028	DMAC Channel Handler Enable Register	DMAC_CHER	Write-only	_
0x02C	DMAC Channel Handler Disable Register	DMAC_CHDR	Write-only	_
0x030	DMAC Channel Handler Status Register	DMAC_CHSR	Read-only	0x00FF0000
0x034	Reserved	_	_	_
0x038	Reserved	_	_	_
0x03C+ch_num*(0x28)+(0x0)	DMAC Channel Source Address Register	DMAC_SADDR	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x4)	DMAC Channel Destination Address Register	DMAC_DADDR	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x8)	DMAC Channel Descriptor Address Register	DMAC_DSCR	Read/Write	0x0
0x03C+ch_num*(0x28)+(0xC)	DMAC Channel Control A Register	DMAC_CTRLA	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x10)	DMAC Channel Control B Register	DMAC_CTRLB	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x14)	DMAC Channel Configuration Register	DMAC_CFG	Read/Write	0x01000000
0x03C+ch_num*(0x28)+(0x18)	DMAC Channel Source Picture in Picture Configuration Register	DMAC_SPIP	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x1C)	DMAC Channel Destination Picture in Picture Configuration Register	DMAC_DPIP	Read/Write	0x0
0x03C+ch_num*(0x28)+(0x20)	Reserved			
0x03C+ch_num*(0x28)+(0x24)	Reserved	_	_	_
0x064-0x140	DMAC Channel 1 to 7 Register <sup>(1)</sup>		Read/Write	0x0
0x017C-0x1FC	Reserved	_	_	_

Note: 1. The addresses for the DMAC registers shown here are for DMA Channel 0. This sequence of registers is repeated successively for each DMA channel located between 0x064 and 0x140.



# 40.7.1 DMAC Global Configuration Register

Name: DMAC\_GCFG
Address: 0xFFFEC00
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	-	-	_	-
23	22	21	20	19	18	17	16
_	-	_	-	-	-	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	ARB_CFG	_	_	_	_

**Note:** Bit fields 0, 1, 2, 3, have a default value of 0. This should not be changed.

# • ARB\_CFG

0: Fixed priority arbiter.

1: Modified round robin arbiter.



# 40.7.2 DMAC Enable Register

DMAC\_EN Name: Address: 0xFFFFEC04 Access. Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	1	-	_	1	-	ENABLE

## • ENABLE

0: DMA Controller is disabled.

1: DMA Controller is enabled.

# 40.7.3 DMAC Software Single Request Register

Name: DMAC\_SREQ
Address: 0xFFFEC08

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	_	-
23	22	21	20	19	18	17	16
_	-	_	-	-	-	-	_
15	14	13	12	11	10	9	8
DSREQ7	SSREQ7	DSREQ6	SSREQ6	DSREQ5	SSREQ5	DSREQ4	SSREQ4
7	6	5	4	3	2	1	0
DSREQ3	SSREQ3	DSREQ2	SSREQ2	DSREQ1	SSREQ1	DSREQ0	SSREQ0

## • DSREQx

Request a destination single transfer on channel i.

## • SSREQx

Request a source single transfer on channel i.



# 40.7.4 DMAC Software Chunk Transfer Request Register

Name: DMAC\_CREQ
Address: 0xFFFEC0C
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	-	_	-	-	-
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
DCREQ7	SCREQ7	DCREQ6	SCREQ6	DCREQ5	SCREQ5	DCREQ4	SCREQ4
7	6	5	4	3	2	1	0
DCREQ3	SCREQ3	DCREQ2	SCREQ2	DCREQ1	SCREQ1	DCREQ0	SCREQ0

## • DCREQx

Request a destination chunk transfer on channel i.

## • SCREQx

Request a source chunk transfer on channel i.

## 40.7.5 DMAC Software Last Transfer Flag Register

Name: DMAC\_LAST
Address: 0xFFFFEC10

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	-	_
15	14	13	12	11	10	9	8
DLAST7	SLAST7	DLAST6	SLAST6	DLAST5	SLAST5	DLAST4	SLAST4
	_	_			_		
7	6	5	4	3	2	1	0
DLAST3	SLAST3	DLAST2	SLAST2	DLAST1	SLAST1	DLAST0	SLAST0

### • DLASTx

Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer.

### • SLASTx

Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer.



## 40.7.6 DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Enable Register

Name: DMAC\_EBCIER
Address: 0xFFFEC18

Access: Write-only

Access:	vvrite-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0
	<del>-</del>	-	-	-		-	-
15	14	13	12	11	10	9	8
CBTC7	CBTC6	CBTC5	CBTC4	CBTC3	CBTC2	CBTC1	CBTC0
<u> </u>							
7	6	5	4	3	2	1	0
BTC7	BTC6	BTC5	BTC4	BTC3	BTC2	BTC1	BTC0

## • BTC[7:0]

Buffer Transfer Completed Interrupt Enable Register. Set the relevant bit in the BTC field to enable the interrupt for channel i.

## • CBTC[7:0]

Chained Buffer Transfer Completed Interrupt Enable Register. Set the relevant bit in the CBTC field to enable the interrupt for channel i.

### • ERR[7:0]

Access Error Interrupt Enable Register. Set the relevant bit in the ERR field to enable the interrupt for channel i.

## 40.7.7 DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Disable Register

Name: DMAC\_EBCIDR
Address: 0xFFFFEC1C

Access: Write-only

Access.	Will Offig						
31	30	29	28	27	26	25	24
_	-	-	_	-	-	-	-
23	22	21	20	19	18	17	16
ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0
15	14	13	12	11	10	9	8
CBTC7	CBTC6	CBTC5	CBTC4	CBTC3	CBTC2	CBTC1	CBTC0
7	6	5	4	3	2	1	0
BTC7	BTC6	BTC5	BTC4	BTC3	BTC2	BTC1	BTC0

## • BTC[7:0]

Buffer transfer completed Disable Interrupt Register. When set, a bit of the BTC field disables the interrupt from the relevant DMAC channel.

## • CBTC[7:0]

Chained Buffer transfer completed Disable Register. When set, a bit of the CBTC field disables the interrupt from the relevant DMAC channel.

### • ERR[7:0]

Access Error Interrupt Disable Register. When set, a bit of the ERR field disables the interrupt from the relevant DMAC channel.



## 40.7.8 DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Mask Register

Name: DMAC\_EBCIMR
Address: 0xFFFEC20
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
	<del>-</del>	-	-	-	-		-
23	22	21	20	19	18	17	16
ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0
	<del>-</del>	<del>-</del>	-	-	-	-	-
15	14	13	12	11	10	9	8
CBTC7	CBTC6	CBTC5	CBTC4	CBTC3	CBTC2	CBTC1	CBTC0
7	6	5	4	3	2	1	0
BTC7	BTC6	BTC5	BTC4	BTC3	BTC2	BTC1	BTC0

## • BTC[7:0]

0: Buffer Transfer completed interrupt is disabled for channel i.

1: Buffer Transfer completed interrupt is enabled for channel i.

## • CBTC[7:0]

0: Chained Buffer Transfer interrupt is disabled for channel i.

1: Chained Buffer Transfer interrupt is enabled for channel i.

## • ERR[7:0]

0: Transfer Error Interrupt is disabled for channel i.

1: Transfer Error Interrupt is enabled for channel i.

## 40.7.9 DMAC Error, Buffer Transfer and Chained Buffer Transfer Status Register

Name: DMAC\_EBCISR Address: 0xFFFFEC24

Access: Read-only

Access.	Reau-only						
31	30	29	28	27	26	25	24
_	_	-	-	-	-	_	-
23	22	21	20	19	18	17	16
ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0
	<del>-</del>	-	•	-	-		-
15	14	13	12	11	10	9	8
CBTC7	CBTC6	CBTC5	CBTC4	CBTC3	CBTC2	CBTC1	CBTC0
7	6	5	4	3	2	1	0
BTC7	BTC6	BTC5	BTC4	BTC3	BTC2	BTC1	BTC0

## • BTC[7:0]

When BTC[i] is set, Channel i buffer transfer has terminated.

## • CBTC[7:0]

When CBTC[i] is set, Channel i Chained buffer has terminated. LLI Fetch operation is disabled.

## • ERR[7:0]

When ERR[i] is set, Channel i has detected an AHB Read or Write Error Access.



## 40.7.10 DMAC Channel Handler Enable Register

Name: DMAC\_CHER Address: 0xFFFFEC28 Access: Write-only

	•						
31	30	29	28	27	26	25	24
KEEP7	KEEP6	KEEP5	KEEP4	KEEP3	KEEP2	KEEP1	KEEP0
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
SUSP7	SUSP6	SUSP5	SUSP4	SUSP3	SUSP2	SUSP1	SUSP0
7	6	5	4	3	2	1	0
ENA7	ENA6	ENA5	ENA4	ENA3	ENA2	ENA1	ENA0

## • ENA[7:0]

When set, a bit of the ENA field enables the relevant channel.

## • SUSP[7:0]

When set, a bit of the SUSPfield freezes the relevant channel and its current context.

### • KEEP[7:0]

When set, a bit of the KEEP field resumes the current channel from an automatic stall state.

## 40.7.11 DMAC Channel Handler Disable Register

Name: DMAC\_CHDR
Address: 0xFFFFEC2C

Access: Write-only

write-only						
30	29	28	27	26	25	24
-	-	_	_	_	_	-
22	21	20	19	18	17	16
_	_	ı	-	-	-	_
14	13	12	11	10	9	8
RES6	RES5	RES4	RES3	RES2	RES1	RES0
	_	,				•
		<u> </u>			1	0
DIS6	DIS5	DIS4	DIS3	DIS2	DIS1	DIS0
	30 - 22 -	30 29 — — — — — — — — — — — — — — — — — —	30 29 28   22 21 20   14 13 12  RES6 RES5 RES4  6 5 4	30 29 28 27   22 21 20 19   14 13 12 11  RES6 RES5 RES4 RES3  6 5 4 3	30 29 28 27 26   22 21 20 19 18   14 13 12 11 10  RES6 RES5 RES4 RES3 RES2  6 5 4 3 2	30 29 28 27 26 25   22 21 20 19 18 17   14 13 12 11 10 9  RES6 RES5 RES4 RES3 RES2 RES1  6 5 4 3 2 1

## • DIS[7:0]

Write one to this field to disable the relevant DMAC Channel. The content of the FIFO is lost and the current AHB access is terminated. Software must poll DIS[7:0] field in the DMAC\_CHSR to be sure that the channel is disabled.

## • RES[7:0]

Write one to this field to resume the channel transfer restoring its context.



## 40.7.12 DMAC Channel Handler Status Register

Name: DMAC\_CHSR 0xFFFFEC30 Address:

Access: Read-only

31	30	29	28	27	26	25	24
STAL7	STAL6	STAL5	STAL4	STAL3	STAL2	STAL1	STAL0
23	22	21	20	19	18	17	16
EMPT7	EMPT6	EMPT5	EMPT4	EMPT3	EMPT2	EMPT1	EMPT0
15	14	13	12	11	10	9	8
SUSP7	SUSP6	SUSP5	SUSP4	SUSP3	SUSP2	SUSP1	SUSP0
7	6	5	4	3	2	1	0
ENA7	ENA6	ENA5	ENA4	ENA3	ENA2	ENA1	ENA0

## • ENA[7:0]

A one in any position of this field indicates that the relevant channel is enabled.

#### • SUSP[7:0]

A one in any position of this field indicates that the channel transfer is suspended.

### • EMPT[7:0]

A one in any position of this field indicates that the relevant channel is empty.

### • STAL[7:0]

A one in any position of this field indicates that the relevant channel is stalling.

## 40.7.13 DMAC Channel x [x = 0..7] Source Address Register

Name: DMAC\_SADDRx [x = 0..7]

Address: 0xFFFFEC3C [0], 0xFFFFEC64 [1], 0xFFFFEC8C [2], 0xFFFFECB4 [3], 0xFFFFECDC [4],

0xFFFFED04 [5], 0xFFFFED2C [6], 0xFFFFED54 [7]

Access: Read/Write

31	30	29	28	27	26	25	24
			SAD	DRx			
23	22	21	20	19	18	17	16
	SADDRx						
15	14	13	12	11 DDRx	10	9	8
			SAL	DRX			
7	6	5	4	3	2	1	0
	SADDRx						

#### • SADDRx

Channel x source address. This register must be aligned with the source transfer width.



## 40.7.14 DMAC Channel x [x = 0..7] Destination Address Register

Name: DMAC\_DADDRx [x = 0..7]

Address: 0xFFFFEC40 [0], 0xFFFFEC68 [1], 0xFFFFEC90 [2], 0xFFFFECB8 [3], 0xFFFFECE0 [4], 0xFFFFED08 [5],

0xFFFFED30 [6], 0xFFFFED58 [7]

Access: Read/Write

31	30	29	28	27	26	25	24	
	DADDRx							
23	22	21	20	19	18	17	16	
	DADDRx							
15	14	13	12	11	10	9	8	
			DAD	DRx				
7	6	5	4	3	2	1	0	
			DAD	DRx				

#### • DADDRx

Channel x destination address. This register must be aligned with the destination transfer width.

## 40.7.15 DMAC Channel x [x = 0..7] Descriptor Address Register

Name: DMAC\_DSCRx [x = 0..7]

Address: 0xFFFFEC44 [0], 0xFFFFEC6C [1], 0xFFFFEC94 [2], 0xFFFFECBC [3], 0xFFFFECE4 [4], 0xFFFFED0[5]

0xFFFFED34 [6], 0xFFFFED5C [7]

Access: Read/Write

31	30	29	28	27	26	25	24
			DS	CRx			
23	22	21	20	19	18	17	16
			DS	CRx			
15	14	13	12	11 CRx	10	9	8
			שט	JKX			
7	6	5	4	3	2	1	0
DSCRx_IF						Rx_IF	

#### • DSCRx\_IF

00: The Buffer Transfer descriptor is fetched via AHB-Lite Interface 0.

01: The Buffer Transfer descriptor is fetched via AHB-Lite Interface 1.

10: Reserved.

11: Reserved.

#### • DSCRx

Buffer Transfer descriptor address. This address is word aligned.



## 40.7.16 DMAC Channel x [x = 0..7] Control A Register

Name: DMAC\_CTRLAx [x = 0..7]

Address: 0xFFFFEC48 [0], 0xFFFFEC70 [1], 0xFFFFEC98 [2], 0xFFFFECC0 [3], 0xFFFFECE8 [4], 0xFFFFED10 [5],

0xFFFFED38 [6], 0xFFFFED60 [7]

Access: Read/Write

31	30	29	28	27	26	25	24
DONE	-	DST_\	WIDTH	_	_	SRC_	WIDTH
23	22	21	20	19	18	17	16
_		DCSIZE		_		SCSIZE	
15	14	13	12	11	10	9	8
			BT	SIZE			
7	6	5	4	3	2	1	0
			BT:	SIZE			

#### BTSIZE

Buffer Transfer Size. The transfer size relates to the number of transfers to be performed, that is, for writes it refers to the number of source width transfers to perform when DMAC is flow controller. For Reads, BTSIZE refers to the number of transfers completed on the Source Interface. When this field is set to 0, the DMAC module is automatically disabled when the relevant channel is enabled.

#### • SCSIZE

Source Chunk Transfer Size.

SCSIZE value	Number of data transferred
000	1
001	4
010	8
011	16
100	32
101	64
110	128
111	256

#### • DCSIZE

Destination Chunk Transfer size.

DCSIZE	Number of data transferred
000	1
001	4
010	8
011	16
100	32
101	64
110	128
111	256

## • SRC\_WIDTH

SRC_WIDTH	Single Transfer Size
00	BYTE
01	HALF-WORD
1X	WORD

### • DST\_WIDTH

DST_WIDTH	Single Transfer Size
00	BYTE
01	HALF-WORD
1X	WORD

### • DONE

0: The transfer is performed.

1: If SOD field of DMAC\_CFG register is set to true, then the DMAC is automatically disabled when an LLI updates the content of this register.

The DONE field is written back to memory at the end of the transfer.



### 40.7.17 DMAC Channel x [x = 0..7] Control B Register

Name: DMAC CTRLBx [x = 0..7]

Address: 0xFFFFEC4C [0], 0xFFFFEC74 [1], 0xFFFFEC9C [2], 0xFFFFECC4 [3], 0xFFFFECEC [4],

0xFFFFED14 [5], 0xFFFFED3C [6], 0xFFFFED64 [7]

Access: Read/Write

31	30	29	28	27	26	25	24
AUTO	IEN	DST	_INCR	_	_	SRC_	INCR
23	22	21	20	19	18	17	16
	FC		DST_DSCR	-	_	ı	SRC_DSCR
15	14	13	12	11	10	9	. 8
_	_		DST_PIP	1	_	ı	SRC_PIP
							_
7	6	5	4	3	2	1	0
_	_		DIF	_	_	S	IF

#### SIF: Source Interface Selection Field

00: The source transfer is done via AHB-Lite Interface 0.

01: The source transfer is done via AHB-Lite Interface 1.

10: Reserved.

11: Reserved.

#### DIF: Destination Interface Selection Field

00: The destination transfer is done via AHB-Lite Interface 0.

01: The destination transfer is done via AHB-Lite Interface 1.

10: Reserved.

11: Reserved.

#### • SRC PIP

0: Picture-in-Picture mode is disabled. The source data area is contiguous.

1: Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically increment of a user defined amount.

#### DST PIP

0: Picture-in-Picture mode is disabled. The Destination data area is contiguous.

1: Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount.

#### SRC DSCR

0: Source address is updated when the descriptor is fetched from the memory.

1: Buffer Descriptor Fetch operation is disabled for the source.



### • DST\_DSCR

0: Destination address is updated when the descriptor is fetched from the memory.

1: Buffer Descriptor Fetch operation is disabled for the destination.

#### • FC

This field defines which device controls the size of the buffer transfer, also referred as to the Flow Controller.

FC	Type of transfer	Flow Controller
000	Memory-to-Memory	DMA Controller
001	Memory-to-Peripheral	DMA Controller
010	Peripheral-to-Memory	DMA Controller
011	Peripheral-to-Peripheral	DMA Controller
100	Peripheral-to-Memory	Peripheral
101	Memory-to-Peripheral	Peripheral
110	Peripheral-to-Peripheral	Source Peripheral
111	Peripheral-to-Peripheral	Destination Peripheral

### • SRC\_INCR

SRC_INCR	Type of addressing mode
00	INCREMENTING
01	DECREMENTING
10	FIXED

#### DST INCR

DST_INCR	Type of addressing scheme
00	INCREMENTING
01	DECREMENTING
10	FIXED

#### • IEN

If this bit is cleared, when the buffer transfer is completed, the BTC[x] flag is set in the EBCISR status register. This bit is active low.

### • AUTO

Automatic multiple buffer transfer is enabled. When set, this bit enables replay mode or contiguous mode when several buffers are transferred.



### 40.7.18 DMAC Channel x [x = 0..7] Configuration Register

Name: DMAC\_CFGx [x = 0..7]

Address: 0xFFFFEC50 [0], 0xFFFFEC78 [1], 0xFFFFECA0 [2], 0xFFFFECC8 [3], 0xFFFFECF0 [4], 0xFFFFED18 [5],

0xFFFFED40 [6], 0xFFFFED68 [7]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	FIFO	CFG	_		AHB_PROT	
23	22	21	20	19	18	17	16
_	LOCK_IF_L	LOCK_B	LOCK_IF	_	-	_	SOD
•							
15	14	13	12	11	10	9	8
_	_	DST_H2SEL	DST_REP	_	1	SRC_H2SEL	SRC_REP
7	6	5	4	3	2	1	0
	DST_	_PER			SRC	_PER	

#### SRC PER

Channel x Source Request is associated with peripheral identifier coded SRC\_PER handshaking interface.

#### DST PER

Channel x Destination Request is associated with peripheral identifier coded DST\_PER handshaking interface.

### • SRC REP

0: When automatic mode is activated, source address is contiguous between two buffers.

1: When automatic mode is activated, the source address and the control register are reloaded from previous transfer.

#### SRC H2SEL

0: Software handshaking interface is used to trigger a transfer request.

1: Hardware handshaking interface is used to trigger a transfer request.

### DST\_REP

0: When automatic mode is activated, destination address is contiguous between two buffers.

1: When automatic mode is activated, the destination and the control register are reloaded from the previous transfer.

#### DST H2SEL

0: Software handshaking interface is used to trigger a transfer request.

1: Hardware handshaking interface is used to trigger a transfer request.

#### • SOD

0: STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register.

1: STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1.

#### LOCK IF

0: Interface Lock capability is disabled

1: Interface Lock capability is enabled



## • LOCK\_B

- 0: AHB Bus Locking capability is disabled.
- 1: AHB Bus Locking capability is enabled.

### • LOCK\_IF\_L

- 0: The Master Interface Arbiter is locked by the channel x for a chunk transfer.
- 1: The Master Interface Arbiter is locked by the channel x for a buffer transfer.

## • AHB\_PROT

AHB\_PROT field provides additional information about a bus access and is primarily used to implement some level of protection.

				i e e e e e e e e e e e e e e e e e e e
HPROT[3]	HPROT[2]	HPROT[1]	HPROT[0]	Description
			1	Data access
		AHB_PROT[0]		0: User Access
		And_PRO1[0]		1: Privileged Access
	AUD DDOT[4]			0: Not Bufferable
	AHB_PROT[1]			1: Bufferable
AUD DDOT[3]				0: Not cacheable
AHB_PROT[2]				1: Cacheable

#### FIFOCFG

FIFOCFG	FIFO request
00	The largest defined length AHB burst is performed on the destination AHB interface.
01	When half FIFO size is available/filled, a source/destination request is serviced.
10	When there is enough space/data available to perform a single AHB access, then the request is serviced.



## 40.7.19 DMAC Channel x [x = 0..7] Source Picture in Picture Configuration Register

Name: DMAC\_SPIPx [x = 0..7]

Address: 0xFFFFEC54 [0], 0xFFFFEC7C [1], 0xFFFFECA4 [2], 0xFFFFECCC [3], 0xFFFFECF4 [4],

0xFFFFED1C [5], 0xFFFFED44 [6], 0xFFFFED6C [7]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	SPIP_BC	UNDARY
23	22	21	20	19	18	17	16
			SPIP_BC	UNDARY			
15	14	13	12	11	10	9	8
			SPIP_	HOLE			
7	6	5	4	3	2	1	0
	SPIP_HOLE						

#### SPIP\_HOLE

This field indicates the value to add to the address when the programmable boundary has been reached.

### • SPIP\_BOUNDARY

This field indicates the number of source transfers to perform before the automatic address increment operation.

## 40.7.20 DMAC Channel x [x = 0..7] Destination Picture in Picture Configuration Register

Name: DMAC\_DPIPx [x = 0..7]

Address: 0xFFFFEC58 [0], 0xFFFFEC80 [1], 0xFFFFECA8 [2], 0xFFFFECD0 [3], 0xFFFFECF8 [4], 0xFFFFED20 [5],

0xFFFFED48 [6], 0xFFFFED70 [7]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	-	DPIP_BC	DUNDARY
23	22	21	20	19	18	17	16
	DPIP_BOUNDARY						
15	14	13	12	11	10	9	8
			DPIP_	HOLE			
7	6	5	4	3	2	1	0
	DPIP_HOLE						

## • DPIP\_HOLE

This field indicates the value to add to the address when the programmable boundary has been reached.

### • DPIP\_BOUNDARY

This field indicates the number of source transfers to perform before the automatic address increment operation.



# 41. Pulse Width Modulation Controller (PWM)

### 41.1 Description

The PWM macrocell controls several channels independently. Each channel controls one square output waveform. Characteristics of the output waveform such as period, duty-cycle and polarity are configurable through the user interface. Each channel selects and uses one of the clocks provided by the clock generator. The clock generator provides several clocks resulting from the division of the PWM macrocell master clock.

All PWM macrocell accesses are made through APB mapped registers.

Channels can be synchronized, to generate non overlapped waveforms. All channels integrate a double buffering system in order to prevent an unexpected output waveform while modifying the period or the duty-cycle.


#### 41.2 Embedded Characteristics

- Four channels, one 16-bit counter per channel
- Common clock generator, providing Thirteen Different Clocks
  - A Modulo n counter providing eleven clocks
  - Two independent Linear Dividers working on modulo n counter outputs
- Independent channel programming
  - Independent Enable Disable Commands
  - Independent Clock Selection
  - Independent Period and Duty Cycle, with Double Buffering
  - Programmable selection of the output waveform polarity
  - Programmable center or left aligned output waveform



# 41.3 Block Diagram

Figure 41-1. Pulse Width Modulation Controller Block Diagram



# 41.4 I/O Lines Description

Each channel outputs one waveform on one external I/O line.

Table 41-1. I/O Line Description

Name	Description	Туре
PWMx	PWM Waveform Output for channel x	Output



## 41.5 Product Dependencies

#### 41.5.1 I/O Lines

The pins used for interfacing the PWM may be multiplexed with PIO lines. The programmer must first program the PIO controller to assign the desired PWM pins to their peripheral function. If I/O lines of the PWM are not used by the application, they can be used for other purposes by the PIO controller.

All of the PWM outputs may or may not be enabled. If an application requires only four channels, then only four PIO lines will be assigned to PWM outputs.

Table 41-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
PWM	PWM0	PD24	В
PWM	PWM1	PD25	В
PWM	PWM1	PD31	В
PWM	PWM2	PD26	В
PWM	PWM2	PE31	Α
PWM	PWM3	PA25	В
PWM	PWM3	PD0	В

### 41.5.2 Power Management

The PWM is not continuously clocked. The programmer must first enable the PWM clock in the Power Management Controller (PMC) before using the PWM. However, if the application does not require PWM operations, the PWM clock can be stopped when not needed and be restarted later. In this case, the PWM will resume its operations where it left off.

Configuring the PWM does not require the PWM clock to be enabled.

### 41.5.3 Interrupt Sources

The PWM interrupt line is connected on one of the internal sources of the Advanced Interrupt Controller. Using the PWM interrupt requires the AIC to be programmed first. Note that it is not recommended to use the PWM interrupt line in edge sensitive mode.

Table 41-3. Peripheral IDs

Instance	ID
PWM	19




### 41.6 Functional Description

The PWM macrocell is primarily composed of a clock generator module and 4 channels.

- Clocked by the system clock, MCK, the clock generator module provides 13 clocks.
- Each channel can independently choose one of the clock generator outputs.
- Each channel generates an output waveform with attributes that can be defined independently for each channel through the user interface registers.

#### 41.6.1 PWM Clock Generator

Figure 41-2. Functional View of the Clock Generator Block Diagram



**CAUTION:** Before using the PWM macrocell, the programmer must first enable the PWM clock in the Power Management Controller (PMC).

The PWM macrocell master clock, MCK, is divided in the clock generator module to provide different clocks available for all channels. Each channel can independently select one of the divided clocks.

The clock generator is divided in three blocks:

- a modulo n counter which provides 11 clocks:  $f_{MCK}$ ,  $f_{MCK}$ /2,  $f_{MCK}$ /4,  $f_{MCK}$ /8,  $f_{MCK}$ /16,  $f_{MCK}$ /32,  $f_{MCK}$ /64,  $f_{MCK}$ /128,  $f_{MCK}$ /256,  $f_{MCK}$ /1024
- two linear dividers (1, 1/2, 1/3, ... 1/255) that provide two separate clocks: clkA and clkB

Each linear divider can independently divide one of the clocks of the modulo n counter. The selection of the clock to be divided is made according to the PREA (PREB) field of the PWM Mode Register (PWM\_MR). The resulting clock clkA (clkB) is the clock selected divided by DIVA (DIVB) field value in the PWM Mode Register (PWM\_MR).




After a reset of the PWM controller, DIVA (DIVB) and PREA (PREB) in the PWM Mode register are set to 0. This implies that after reset clkA (clkB) are turned off.

At reset, all clocks provided by the modulo n counter are turned off except clock "clk". This situation is also true when the PWM master clock is turned off through the Power Management Controller.

#### 41.6.2 PWM Channel

#### 41.6.2.1 Block Diagram

Figure 41-3. Functional View of the Channel Block Diagram



Each of the 4 channels is composed of three blocks:

- A clock selector which selects one of the clocks provided by the clock generator described in Section 41.6.1 "PWM Clock Generator" on page 1027.
- An internal counter clocked by the output of the clock selector. This internal counter is incremented or decremented according to the channel configuration and comparators events. The size of the internal counter is 16 bits.
- A comparator used to generate events according to the internal counter value. It also computes the PWMx output waveform according to the configuration.

#### 41.6.2.2 Waveform Properties

The different properties of output waveforms are:

- the internal clock selection. The internal channel counter is clocked by one of the clocks provided by the clock generator described in the previous section. This channel parameter is defined in the CPRE field of the PWM\_CMRx register. This field is reset at 0.
- the *waveform period*. This channel parameter is defined in the CPRD field of the PWM\_CPRDx register.
  - If the waveform is left aligned, then the output waveform period depends on the counter source clock and can be calculated:

By using the Master Clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024), the resulting period formula will be:

$$\frac{(X \times CPRD)}{MCK}$$

By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(X*CPRD*DIVA)}{MCK}$$
 or  $\frac{(X*CPRD*DIVB)}{MCK}$ 

If the waveform is center aligned then the output waveform period depends on the counter source clock and can be calculated:

By using the Master Clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{MCK}$$

By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2*X*CPRD*DIVA)}{MCK}$$
 or  $\frac{(2*X*CPRD*DIVB)}{MCK}$ 

the waveform duty cycle. This channel parameter is defined in the CDTY field of the PWM\_CDTYx register.

If the waveform is left aligned then:

$$duty \ cycle \ = \frac{(period - 1/fchannel\_x\_clock \times CDTY)}{period}$$


If the waveform is center aligned, then:

duty cycle = 
$$\frac{((period/2) - 1/\text{fchannel}_x\_\text{clock} \times CDTY))}{(period/2)}$$

- the **waveform polarity.** At the beginning of the period, the signal can be at high or low level. This property is defined in the CPOL field of the PWM\_CMRx register. By default the signal starts by a low level.
- the waveform alignment. The output waveform can be left or center aligned. Center aligned waveforms can
  be used to generate non overlapped waveforms. This property is defined in the CALG field of the
  PWM CMRx register. The default mode is left aligned.



Figure 41-4. Non Overlapped Center Aligned Waveforms



Note: 1. See Figure 41-5 on page 1031 for a detailed description of center aligned waveforms.

When center aligned, the internal channel counter increases up to CPRD and decreases down to 0. This ends the period.

When left aligned, the internal channel counter increases up to CPRD and is reset. This ends the period.

Thus, for the same CPRD value, the period for a center aligned channel is twice the period for a left aligned channel.

Waveforms are fixed at 0 when:


- CDTY = CPRD and CPOL = 0
- CDTY = 0 and CPOL = 1

Waveforms are fixed at 1 (once the channel is enabled) when:

- CDTY = 0 and CPOL = 0
- CDTY = CPRD and CPOL = 1

The waveform polarity must be set before enabling the channel. This immediately affects the channel output level. Changes on channel polarity are not taken into account while the channel is enabled.

Figure 41-5. Waveform Properties





### 41.6.3 PWM Controller Operations

#### 41.6.3.1 Initialization

Before enabling the output channel, this channel must have been configured by the software application:

- Configuration of the clock generator if DIVA and DIVB are required
- Selection of the clock for each channel (CPRE field in the PWM\_CMRx register)
- Configuration of the waveform alignment for each channel (CALG field in the PWM CMRx register)
- Configuration of the period for each channel (CPRD in the PWM\_CPRDx register). Writing in PWM\_CPRDx Register is possible while the channel is disabled. After validation of the channel, the user must use PWM\_CUPDx Register to update PWM\_CPRDx as explained below.
- Configuration of the duty cycle for each channel (CDTY in the PWM\_CDTYx register). Writing in PWM\_CDTYx Register is possible while the channel is disabled. After validation of the channel, the user must use PWM\_CUPDx Register to update PWM\_CDTYx as explained below.
- Configuration of the output waveform polarity for each channel (CPOL in the PWM\_CMRx register)
- Enable Interrupts (Writing CHIDx in the PWM\_IER)
- Enable the PWM channel (Writing CHIDx in the PWM\_ENA register)

It is possible to synchronize different channels by enabling them at the same time by means of writing simultaneously several CHIDx bits in the PWM\_ENA register.

 In such a situation, all channels may have the same clock selector configuration and the same period specified.

#### 41.6.3.2 Source Clock Selection Criteria

The large number of source clocks can make selection difficult. The relationship between the value in the Period Register (PWM\_CPRDx) and the Duty Cycle Register (PWM\_CDTYx) can help the user in choosing. The event number written in the Period Register gives the PWM accuracy. The Duty Cycle quantum cannot be lower than  $1/PWM\_CPRDx$  value. The higher the value of PWM\_CPRDx, the greater the PWM accuracy.

For example, if the user sets 15 (in decimal) in PWM\_CPRDx, the user is able to set a value between 1 up to 14 in PWM\_CDTYx Register. The resulting duty cycle quantum cannot be lower than 1/15 of the PWM period.


#### 41.6.3.3 Changing the Duty Cycle or the Period

It is possible to modulate the output waveform duty cycle or period.

To prevent unexpected output waveform, the user must use the update register (PWM\_CUPDx) to change waveform parameters while the channel is still enabled. The user can write a new period value or duty cycle value in the update register (PWM\_CUPDx). This register holds the new value until the end of the current cycle and updates the value for the next cycle. Depending on the CPD field in the PWM\_CMRx register, PWM\_CUPDx either updates PWM\_CPRDx or PWM\_CDTYx. Note that even if the update register is used, the period must not be smaller than the duty cycle.



Figure 41-6. Synchronized Period or Duty Cycle Update




To prevent overwriting the PWM\_CUPDx by software, the user can use status events in order to synchronize his software. Two methods are possible. In both, the user must enable the dedicated interrupt in PWM\_IER at PWM Controller level.

The first method (polling method) consists of reading the relevant status bit in PWM\_ISR Register according to the enabled channel(s). See Figure 41-7.

The second method uses an Interrupt Service Routine associated with the PWM channel.

Note: Reading the PWM\_ISR automatically clears CHIDx flags.

Figure 41-7. Polling Method



Note: Polarity and alignment can be modified only when the channel is disabled.

### 41.6.3.4 Interrupts

Depending on the interrupt mask in the PWM\_IMR, an interrupt is generated at the end of the corresponding channel period. The interrupt remains active until a read operation in the PWM\_ISR occurs.

A channel interrupt is enabled by setting the corresponding bit in the PWM\_IER. A channel interrupt is disabled by setting the corresponding bit in the PWM\_IDR.



# 41.7 Pulse Width Modulation Controller (PWM) User Interface

Table 41-4. Register Mapping<sup>(1)</sup>

Offset	Register	Name	Access	Reset
0x00	PWM Mode Register	PWM_MR	Read/Write	0
0x04	PWM Enable Register	PWM_ENA	Write-only	_
0x08	PWM Disable Register	PWM_DIS	Write-only	_
0x0C	PWM Status Register	PWM_SR	Read-only	0
0x10	PWM Interrupt Enable Register	PWM_IER	Write-only	_
0x14	PWM Interrupt Disable Register	PWM_IDR	Write-only	_
0x18	PWM Interrupt Mask Register	PWM_IMR	Read-only	0
0x1C	PWM Interrupt Status Register	PWM_ISR	Read-only	0
0x20-0xFC	Reserved	_	_	_
0x100-0x1FC	Reserved	_	_	_
0x200 + ch_num * 0x20 + 0x00	PWM Channel Mode Register	PWM_CMR	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x04	PWM Channel Duty Cycle Register	PWM_CDTY	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x08	PWM Channel Period Register	PWM_CPRD	Read/Write	0x0
0x200 + ch_num * 0x20 + 0x0C	PWM Channel Counter Register	PWM_CCNT	Read-only	0x0
0x200 + ch_num * 0x20 + 0x10	PWM Channel Update Register	PWM_CUPD	Write-only	_

Note: 1. Some registers are indexed with "ch\_num" index ranging from 0 to 3.

## 41.7.1 PWM Mode Register

Name: PWM\_MR
Address: 0xFFFB8000
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_		PR	EB	
23	22	21	20	19	18	17	16
			DI	√B			
15	14	13	12	11	10	9	8
_	_	_	_		PR	EA	

2

### • DIVA, DIVB: CLKA, CLKB Divide Factor

6

5

DIVA, DIVB	CLKA, CLKB			
0	CLKA, CLKB clock is turned off			
1	CLKA, CLKB clock is clock selected by PREA, PREB			
2–255	CLKA, CLKB clock is clock selected by PREA, PREB divided by DIVA, DIVB factor.			

DIVA

## • PREA, PREB

	PREA,	PREB		Divider Input Clock
0	0	0	0	MCK
0	0	0	1	MCK/2
0	0	1	0	MCK/4
0	0	1	1	MCK/8
0	1	0	0	MCK/16
0	1	0	1	MCK/32
0	1	1	0	MCK/64
0	1	1	1	MCK/128
1	0	0	0	MCK/256
1	0	0	1	MCK/512
1	0	1	0	MCK/1024
	Otl	ner		Reserved



0

## 41.7.2 PWM Enable Register

Name: PWM\_ENA Address: 0xFFFB8004

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_			_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Channel ID

0: No effect.

1: Enable PWM output for channel x.

## 41.7.3 PWM Disable Register

Name: PWM\_DIS
Address: 0xFFFB8008

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	1		_	_	_	_
7	6	5	4	3	2	1	0
_	-	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Channel ID

0: No effect.

1: Disable PWM output for channel x.

## 41.7.4 PWM Status Register

Name: PWM\_SR
Address: 0xFFFB800C

Access: Read-only

7100000.	rtodd orny						
31	30	29	28	27	26	25	24
_	-	-	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

### • CHIDx: Channel ID

0: PWM output for channel x is disabled.

1: PWM output for channel x is enabled.

## 41.7.5 PWM Interrupt Enable Register

Name: PWM\_IER
Address: 0xFFFB8010
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

• CHIDx: Channel ID

0: No effect.

1: Enable interrupt for PWM channel x.

## 41.7.6 PWM Interrupt Disable Register

Name: PWM\_IDR Address: 0xFFFB8014

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	-
23	22	21	20	19	18	17	16
_	-	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		_	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

### • CHIDx: Channel ID

0: No effect.

<sup>1:</sup> Disable interrupt for PWM channel x.

## 41.7.7 PWM Interrupt Mask Register

Name: PWM\_IMR
Address: 0xFFFB8018
Access: Pead-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	ı	_	ı	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	CHID3	CHID2	CHID1	CHID0

### • CHIDx: Channel ID

0: Interrupt for PWM channel x is disabled.

1: Interrupt for PWM channel x is enabled.

# 41.7.8 PWM Interrupt Status Register PWM\_ISR

Address: 0xFFFB801C Access: Read-only 

CHID3

CHID2

CHID1

### • CHIDx: Channel ID

Name:

0: No new channel period has been achieved since the last read of the PWM\_ISR.

Note: Reading PWM\_ISR automatically clears CHIDx flags.

CHID0

<sup>1:</sup> At least one new channel period has been achieved since the last read of the PWM\_ISR.

## 41.7.9 PWM Channel Mode Register

Name: PWM\_CMR[0..3]

**Address:** 0xFFFB8200 [0], 0xFFFB8220 [1], 0xFFFB8240 [2], 0xFFFB8260 [3]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	ı	-	_
15	14	13	12	11	10	9	8
_	_	_	1	-	CPD	CPOL	CALG
7	6	5	4	3	2	1	0
_	-	-	-		CP	RE	

#### • CPRE: Channel Pre-scaler

	СР	RE		Channel Pre-scaler
0	0	0	0	MCK
0	0	0	1	MCK/2
0	0	1	0	MCK/4
0	0	1	1	MCK/8
0	1	0	0	MCK/16
0	1	0	1	MCK/32
0	1	1	0	MCK/64
0	1	1	1	MCK/128
1	0	0	0	MCK/256
1	0	0	1	MCK/512
1	0	1	0	MCK/1024
1	0	1	1	CLKA
1	1	0	0	CLKB
	Otl	her		Reserved

### • CALG: Channel Alignment

0: The period is left aligned.

1: The period is center aligned.

### • CPOL: Channel Polarity

0: The output waveform starts at a low level.

1: The output waveform starts at a high level.



## • CPD: Channel Update Period

0: Writing to the PWM\_CUPDx will modify the duty cycle at the next period start event.

1: Writing to the PWM\_CUPDx will modify the period at the next period start event.



# 41.7.10 PWM Channel Duty Cycle Register

Name: PWM\_CDTY[0..3]

**Address:** 0xFFFB8204 [0], 0xFFFB8224 [1], 0xFFFB8244 [2], 0xFFFB8264 [3]

Access: Read/Write

31	30	29	28	27	26	25	24			
			CD	TY						
23	22	21	20	19	18	17	16			
	CDTY									
15	14	13	12	11	10	9	8			
			CD	TY						
7	6	5	4	3	2	1	0			
			CD	TY						

Only the first 16 bits (internal channel counter size) are significant.

# • CDTY: Channel Duty Cycle

Defines the waveform duty cycle. This value must be defined between 0 and CPRD (PWM\_CPRx).



## 41.7.11 PWM Channel Period Register

Name: PWM\_CPRD[0..3]

Address: 0xFFFB8208 [0], 0xFFFB8228 [1], 0xFFFB8248 [2], 0xFFFB8268 [3]

Access: Read/Write

31	30	29	28	27	26	25	24	
			СР	RD				
23	22	21	20	19	18	17	16	
CPRD								
15	14	13	12	11	10	9	8	
			СР	RD				
7	6	5	4	3	2	1	0	
			СР	RD				

Only the first 16 bits (internal channel counter size) are significant.

### • CPRD: Channel Period

If the waveform is left-aligned, then the output waveform period depends on the counter source clock and can be calculated:

- By using the Master Clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(X \times CPRD)}{MCK}$$

- By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(CRPD \times DIVA)}{MCK}$$
 or  $\frac{(CRPD \times DIVAB)}{MCK}$ 

If the waveform is center-aligned, then the output waveform period depends on the counter source clock and can be calculated:

- By using the Master Clock (MCK) divided by an X given prescaler value (with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will be:

$$\frac{(2 \times X \times CPRD)}{MCK}$$

- By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes, respectively:

$$\frac{(2 \times CPRD \times DIVA)}{MCK}$$
 or  $\frac{(2 \times CPRD \times DIVB)}{MCK}$ 

# 41.7.12 PWM Channel Counter Register

Name: PWM\_CCNT[0..3]

**Address:** 0xFFFB820C [0], 0xFFFB822C [1], 0xFFFB824C [2], 0xFFFB826C [3]

Access: Read-only

31	30	29	28	27	26	25	24			
CNT										
23	22	21	20	19	18	17	16			
	CNT									
15	14	13	12	11	10	9	8			
			Cl	NT						
7	6	5	4	3	2	1	0			
			CI	NT						

# • CNT: Channel Counter Register

Internal counter value. This register is reset when:

- the channel is enabled (writing CHIDx in the PWM\_ENA register).
- the counter reaches CPRD value defined in the PWM\_CPRDx register if the waveform is left aligned.



# 41.7.13 PWM Channel Update Register

Name: PWM\_CUPD[0..3]

**Address:** 0xFFFB8210 [0], 0xFFFB8230 [1], 0xFFFB8250 [2], 0xFFFB8270 [3]

Access: Write-only

31	30	29	28	27	26	25	24			
			CU	IPD						
23	22	21	20	19	18	17	16			
	CUPD									
15	14	13	12	11	10	9	8			
			CU	IPD						
7	6	5	4	3	2	1	0			
		•	CU	IPD			·			

## • CUPD: Channel Update Register

This register acts as a double buffer for the period or the duty cycle. This prevents an unexpected waveform when modifying the waveform period or duty-cycle.

Only the first 16 bits (internal channel counter size) are significant.

CPD (PWM_CMRx Register)	Description
0	The duty-cycle (CDTY in the PWM_CDTYx register) is updated with the CUPD value at the beginning of the next period.
1	The period (CPRD in the PWM_CPRDx register) is updated with the CUPD value at the beginning of the next period.

# 42. AC97 Controller (AC97C)

## 42.1 Description

The AC97 Controller is the hardware implementation of the AC97 digital controller (DC'97) compliant with AC97 Component Specification 2.2. The AC97 Controller communicates with an audio codec (AC97) or a modem codec (MC'97) via the AC-link digital serial interface. All digital audio, modem and handset data streams, as well as control (command/status) informations are transferred in accordance to the AC-link protocol.

The AC97 Controller features a Peripheral DMA Controller (PDC) for audio streaming transfers. It also supports variable sampling rate and four Pulse Code Modulation (PCM) sample resolutions of 10, 16, 18 and 20 bits.


### 42.2 Embedded Characteristics

- Compatible with AC97 Component Specification V2.2
- Capable to Interface with a Single Analog Front end
- Three independent RX Channels and three independent TX Channels
  - One RX and one TX channel dedicated to the AC97 Analog Front end control
  - One RX and one TX channel for data transfers, associated with a PDC
  - One RX and one TX channel for data transfers with no PDC
- Time Slot Assigner allowing to assign up to 12 time slots to a channel
- Channels support mono or stereo up to 20 bit sample length
  - Variable sampling rate AC97 Codec Interface (48 kHz and below)



# 42.3 Block Diagram

Figure 42-1. Functional Block Diagram



# 42.4 Pin Name List


Table 42-1. I/O Lines Description

Pin Name	Pin Description	Туре
AC97CK	12.288-MHz bit-rate clock	Input
AC97RX	Receiver Data (Referred as SDATA_IN in AC-link spec)	Input
AC97FS	48-kHz frame indicator and synchronizer	Output
AC97TX	Transmitter Data (Referred as SDATA_OUT in AC-link spec)	Output

The AC97 reset signal provided to the primary codec can be generated by a PIO.

# 42.5 Application Block Diagram

Figure 42-2. Application Block diagram





# 42.6 Product Dependencies

#### 42.6.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.

Before using the AC97 Controller receiver, the PIO controller must be configured in order for the AC97C receiver I/O lines to be in AC97 Controller peripheral mode.

Before using the AC97 Controller transmitter, the PIO controller must be configured in order for the AC97C transmitter I/O lines to be in AC97 Controller peripheral mode.

Table 42-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
AC97C	AC97CK	PD9	Α
AC97C	AC97FS	PD8	Α
AC97C	AC97RX	PD6	А
AC97C	AC97TX	PD7	А

### 42.6.2 Power Management

The AC97 Controller is not continuously clocked. Its interface may be clocked through the Power Management Controller (PMC), therefore the programmer must first configure the PMC to enable the AC97 Controller clock.

The AC97 Controller has two clock domains. The first one is supplied by PMC and is equal to MCK. The second one is AC97CK which is sent by the AC97 Codec (Bit clock).

Signals that cross the two clock domains are re-synchronized. MCK clock frequency must be higher than the AC97CK (Bit Clock) clock frequency.

### 42.6.3 Interrupt

The AC97 Controller interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling interrupts requires programming the AIC before configuring the AC97C.

All AC97 Controller interrupts can be enabled/disabled by writing to the AC97 Controller Interrupt Enable/Disable Registers. Each pending and unmasked AC97 Controller interrupt will assert the interrupt line. The AC97 Controller interrupt service routine can get the interrupt source in two steps:

- Reading and ANDing AC97 Controller Interrupt Mask Register (AC97C\_IMR) and AC97 Controller Status Register (AC97C\_SR).
- Reading AC97 Controller Channel x Status Register (AC97C\_CxSR).

Table 42-3. Peripheral IDs

Instance	ID
AC97C	24



# 42.7 Functional Description

## 42.7.1 Protocol overview

AC-link protocol is a bidirectional, fixed clock rate, serial digital stream. AC-link handles multiple input and output Pulse Code Modulation PCM audio streams, as well as control register accesses employing a Time Division Multiplexed (TDM) scheme that divides each audio frame in 12 outgoing and 12 incoming 20-bit wide data slots.

Figure 42-3. Bidirectional AC-link Frame with Slot Assignment




Table 42-4. AC-link Output Slots Transmitted from the AC97C Controller

Slot #	Pin Description
0	TAG
1	Command Address Port
2	Command Data Port
3,4	PCM playback Left/Right Channel
5	Modem Line 1 Output Channel
6, 7, 8	PCM Center/Left Surround/Right Surround
9	PCM LFE DAC
10	Modem Line 2 Output Channel
11	Modem Handset Output Channel
12	Modem GPIO Control Channel

Table 42-5. AC-link Input Slots Transmitted from the AC97C Controller

Slot #	Pin Description
0	TAG
1	Status Address Port
2	Status Data Port
3,4	PCM playback Left/Right Channel
5	Modem Line 1 ADC
6	Dedicated Microphone ADC
7, 8, 9	Vendor Reserved
10	Modem Line 2 ADC
11	Modem Handset Input ADC
12	Modem IO Status



### 42.7.2 Slot Description

## 42.7.2.1 Tag Slot

The tag slot, or slot 0, is a 16-bit wide slot that always goes at the beginning of an outgoing or incoming frame. Within tag slot, the first bit is a global bit that flags the entire frame validity. The next 12 bit positions sampled by the AC97 Controller indicate which of the corresponding 12 time slots contain valid data. The slot's last two bits (combined) called Codec ID, are used to distinguish primary and secondary codec.

The 16-bit wide tag slot of the output frame is automatically generated by the AC97 Controller according to the transmit request of each channel and to the SLOTREQ from the previous input frame, sent by the AC97 Codec, in Variable Sample Rate mode.

#### 42.7.2.2 Codec Slot 1

The command/status slot is a 20-bit wide slot used to control features, and monitors status for AC97 Codec functions.

The control interface architecture supports up to sixty-four 16-bit wide read-write registers. Only the even registers are currently defined and addressed.

Slot 1's bitmap is the following:

- Bit 19 is for read-write command, 1 = read, 0 = write.
- Bits [18:12] are for control register index.
- Bits [11:0] are reserved.

#### 42.7.2.3 Codec Slot 2

Slot 2 is a 20-bit wide slot used to carry 16-bit wide AC97 Codec control register data. If the current command port operation is a read, the entire slot time is stuffed with zeros. Its bitmap is the following:

- Bits [19:4] are the control register data
- Bits [3:0] are reserved and stuffed with zeros.

### 42.7.2.4 Data Slots [3:12]

Slots [3:12] are 20-bit wide data slots, they usually carry audio PCM and/or modem I/O data.



## 42.7.3 AC97 Controller Channel Organization

The AC97 Controller features a Codec channel and 2 logical channels: Channel A, Channel B.

The Codec channel controls AC97 Codec registers, it enables write and read configuration values in order to bring the AC97 Codec to an operating state. The Codec channel always runs slot 1 and slot 2 exclusively, in both input and output directions.

Channel A, Channel B transfer data to/from AC97 codec. All audio samples and modem data must transit by these 2 channels. However, Channels A and B are connected to PDC channels thus making it suitable for audio streaming applications.

Each slot of the input or the output frame that belongs to this range [3 to 12] can be operated by Channel A or Channel B. The slot to channel assignment is configured by two registers:


- AC97 Controller Input Channel Assignment Register (AC97C\_ICA)
- AC97 Controller Output Channel Assignment Register (AC97C\_OCA)

The AC97 Controller Input Channel Assignment Register (AC97C\_ICA) configures the input slot to channel assignment. The AC97 Controller Output Channel Assignment Register (AC97C\_OCA) configures the output slot to channel assignment.

A slot can be left unassigned to a channel by the AC97 Controller. Slots 0, 1,and 2 cannot be assigned to Channel A or to Channel B through the AC97C OCA and AC97C ICA Registers.

The width of sample data, that transit via the Channel varies and can take one of these values; 10, 16, 18 or 20 bits.

Figure 42-4. Logical Channel Assignment





#### 42.7.3.1 AC97 Controller Setup

The following operations must be performed in order to bring the AC97 Controller into an operating state:

- Enable the AC97 Controller clock in the PMC controller.
- Turn on AC97 function by enabling the ENA bit in AC97 Controller Mode Register (AC97C\_MR).
- 3. Configure the input channel assignment by controlling the AC97 Controller Input Assignment Register (AC97C\_ICA).
- 4. Configure the output channel assignment by controlling the AC97 Controller Input Assignment Register (AC97C\_OCA).
- Configure sample width for Channel A, Channel B by writing the SIZE bit field in AC97C Channel x Mode Register (AC97C\_CAMR), (AC97C\_CBMR). The application can write 10, 16, 18,or 20-bit wide PCM samples through the AC97 interface and they will be transferred into 20-bit wide slots.
- 6. Configure data Endianness for Channel A, Channel B by writing CEM bit field in (AC97C\_CAMR), (AC97C\_CBMR) register. Data on the AC-link are shifted MSB first. The application can write little- or bigendian data to the AC97 Controller interface.
- 7. Configure the PIO controller to drive the RESET signal of the external Codec. The RESET signal must fulfill external AC97 Codec timing requirements.
- Enable Channel A and/or Channel B by writing CEN bit field in AC97C\_CxMR.


#### 42.7.3.2 Transmit Operation

The application must perform the following steps in order to send data via a channel to the AC97 Codec:

- Check if previous data has been sent by polling TXRDY flag in the AC97C Channel x Status Register (AC97\_CxSR). x being one of the 2 channels.
- Write data to the AC97 Controller Channel x Transmit Holding Register (AC97C\_CxTHR).

Once data has been transferred to the Channel x Shift Register, the TXRDY flag is automatically set by the AC97 Controller which allows the application to start a new write action. The application can also wait for an interrupt notice associated with TXRDY in order to send data. The interrupt remains active until TXRDY flag is cleared.

Figure 42-5. Audio Transfer (PCM L Front, PCM R Front) on Channel x



The TXEMPTY flag in the AC97 Controller Channel x Status Register (AC97C\_CxSR) is set when all requested transmissions for a channel have been shifted on the AC-link. The application can either poll TXEMPTY flag in AC97C\_CxSR or wait for an interrupt notice associated with the same flag.



In most cases, the AC97 Controller is embedded in chips that target audio player devices. In such cases, the AC97 Controller is exposed to heavy audio transfers. Using the polling technique increases processor overhead and may fail to keep the required pace under an operating system. In order to avoid these polling drawbacks, the application can perform audio streams by using PDC connected to channel A, which reduces processor overhead and increases performance especially under an operating system.

The PDC transmit counter values must be equal to the number of PCM samples to be transmitted, each sample goes in one slot.

#### 42.7.3.3 AC97 Output Frame

The AC97 Controller outputs a thirteen-slot frame on the AC-Link. The first slot (tag slot or slot 0) flags the validity of the entire frame and the validity of each slot; whether a slot carries valid data or not. Slots 1 and 2 are used if the application performs control and status monitoring actions on AC97 Codec control/status registers. Slots [3:12] are used according to the content of the AC97 Controller Output Channel Assignment Register (AC97C\_OCA). If the application performs many transmit requests on a channel, some of the slots associated to this channel or all of them will carry valid data.

### 42.7.3.4 Receive Operation


The AC97 Controller can also receive data from AC97 Codec. Data is received in the channel's shift register and then transferred to the AC97 Controller Channel x Read Holding Register. To read the newly received data, the application must perform the following steps:

- Poll RXRDY flag in AC97 Controller Channel x Status Register (AC97C\_CxSR). x being one of the 2 channels.
- Read data from AC97 Controller Channel x Read Holding Register.

The application can also wait for an interrupt notice in order to read data from AC97C\_CxRHR. The interrupt remains active until RXRDY is cleared by reading AC97C\_CxSR.

The RXRDY flag in AC97C\_CxSR is set automatically when data is received in the Channel x shift register. Data is then shifted to AC97C\_CxRHR.

Figure 42-6. Audio Transfer (PCM L Front, PCM R Front) on Channel x



If the previously received data has not been read by the application, the new data overwrites the data already waiting in AC97C\_CxRHR, therefore the OVRUN flag in AC97C\_CxSR is raised. The application can either poll the OVRUN flag in AC97C\_CxSR or wait for an interrupt notice. The interrupt remains active until the OVRUN flag in AC97C\_CxSR is set.

The AC97 Controller can also be used in sound recording devices in association with an AC97 Codec. The AC97 Controller may also be exposed to heavy PCM transfers. The application can use the PDC connected to channel A in order to reduce processor overhead and increase performance especially under an operating system.

The PDC receive counter values must be equal to the number of PCM samples to be received, each sample goes in one slot.



#### 42.7.3.5 AC97 Input Frame

The AC97 Controller receives a thirteen slot frame on the AC-Link sent by the AC97 Codec. The first slot (tag slot or slot 0) flags the validity of the entire frame and the validity of each slot; whether a slot carries valid data or not. Slots 1 and 2 are used if the application requires status informations from AC97 Codec. Slots [3:12] are used according to AC97 Controller Output Channel Assignment Register (AC97C\_ICA) content. The AC97 Controller will not receive any data from any slot if AC97C\_ICA is not assigned to a channel in input.

### 42.7.3.6 Configuring and Using Interrupts

Instead of polling flags in AC97 Controller Global Status Register (AC97C\_SR) and in AC97 Controller Channel x Status Register (AC97C\_CxSR), the application can wait for an interrupt notice. The following steps show how to configure and use interrupts correctly:

- Set the interruptible flag in AC97 Controller Channel x Mode Register (AC97C\_CxMR).
- Set the interruptible event and channel event in AC97 Controller Interrupt Enable Register (AC97C\_IER).

The interrupt handler must read both AC97 Controller Global Status Register (AC97C\_SR) and AC97 Controller Interrupt Mask Register (AC97C\_IMR) and AND them to get the real interrupt source. Furthermore, to get which event was activated, the interrupt handler has to read AC97 Controller Channel x Status Register (AC97C\_CxSR), x being the channel whose event triggers the interrupt.


The application can disable event interrupts by writing in AC97 Controller Interrupt Disable Register (AC97C\_IDR). The AC97 Controller Interrupt Mask Register (AC97C\_IMR) shows which event can trigger an interrupt and which one cannot.

#### 42.7.3.7 Endianness

Endianness can be managed automatically for each channel, except for the Codec channel, by writing to Channel Endianness Mode (CEM) in AC97C\_CxMR. This enables transferring data on AC-link in Big Endian format without any additional operation.

#### 42.7.3.8 To Transmit a Word Stored in Big Endian Format on AC-link


Word to be written in AC97 Controller Channel x Transmit Holding Register (AC97C\_CxTHR) (as it is stored in memory or microprocessor register).




Data transmitted on appropriate slot: data[19:0] = {Byte2[3:0], Byte1[7:0], Byte0[7:0]}.

#### 42.7.3.9 To Transmit A Halfword Stored in Big Indian Format on AC-link

Halfword to be written in AC97 Controller Channel x Transmit Holding Register (AC97C CxTHR).



Halfword stored in AC97 Controller Channel x Transmit Holding Register (AC97C\_CxTHR) (data to transmit).



Data emitted on related slot: data[19:0] = {0x0, Byte1[7:0], Byte0[7:0]}.



## 42.7.3.10 To Transmit a10-bit Sample Stored in Big Endian Format on AC-link

Halfword to be written in AC97 Controller Channel x Transmit Holding Register (AC97C\_CxTHR).

31 24 23 16 15 8 7 0 - Byte0[7:0] {0x00, Byte1[1:0]}

Halfword stored in AC97 Controller Channel x Transmit Holding Register (AC97C\_CxTHR) (data to transmit).

31	24	23	16	15	10	9	8	7		0
	-		-		-	Byt [1:	e1 0]		Byte0[7:0]	

Data emitted on related slot: data[19:0] =  $\{0x000, Byte1[1:0], Byte0[7:0]\}$ .

#### 42.7.3.11 To Receive Word transfers

Data received on appropriate slot: data[19:0] = {Byte2[3:0], Byte1[7:0], Byte0[7:0]}.

Word stored in AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) (Received Data).

31	2	24	23	20	19	16	15	8	7	0
	_		_		Byte	2[3:0]		Byte1[7:0]	Byte0[7:0]	

Data is read from AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) when Channel x data size is greater than 16 bits and when big-endian mode is enabled (data written to memory).

31	24	4 23	3 16	15	8	7	0
	Byte0[7:0]		Byte1[7:0]		{0x0, Byte2[3:0]}	0x00	)

#### 42.7.3.12 To Receive Halfword Transfers

Data received on appropriate slot: data[19:0] = {0x0, Byte1[7:0], Byte0[7:0]}.

Halfword stored in AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) (Received Data).


	31 2	4 23	16	15	8	7	0
ſ	_		-	Byte1[	7:0]	Byte0[7:0]	

Data is read from AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) when data size is equal to 16 bits and when big-endian mode is enabled.

31	24	23	16	15	8 7	0
	-	-		Byte0[7:0]		Byte1[7:0]

### 42.7.3.13 To Receive 10-bit Samples

Data received on appropriate slot: data[19:0] = {0x000, Byte1[1:0], Byte0[7:0]}.Halfword stored in AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) (Received Data)



Data read from AC97 Controller Channel x Receive Holding Register (AC97C\_CxRHR) when data size is equal to 10 bits and when big-endian mode is enabled.

31	24	23 16	15	8	7	3	1	0
	_	-	Byte0[7:0]		0x00		Byte [1:0	; i 11



### 42.7.4 Variable Sample Rate

The problem of variable sample rate can be summarized by a simple example. When passing a 44.1 kHz stream across the AC-link, for every 480 audio output frames that are sent across, 441 of them must contain valid sample data. The new AC97 standard approach calls for the addition of "on-demand" slot request flags. The AC97 Codec examines its sample rate control register, the state of its FIFOs, and the incoming SDATA\_OUT tag bits (slot 0) of each output frame and then determines which SLOTREQ bits to set active (low). These bits are passed from the AC97 Codec to the AC97 Controller in slot 1/SLOTREQ in every audio input frame. Each time the AC97 controller sees one or more of the newly defined slot request flags set active (low) in a given audio input frame, it must pass along the next PCM sample for the corresponding slot(s) in the AC-link output frame that immediately follows.

The variable Sample Rate mode is enabled by performing the following steps:

- Setting the VRA bit in the AC97 Controller Mode Register (AC97C\_MR).
- Enable Variable Rate mode in the AC97 Codec by performing a transfer on the Codec channel.

Slot 1 of the input frame is automatically interpreted as SLOTREQ signaling bits. The AC97 Controller will automatically fill the active slots according to both SLOTREQ and AC97C\_OCA register in the next transmitted frame.

### 42.7.5 Power Management

### 42.7.5.1 Powering Down the AC-Link

The AC97 Codecs can be placed in low power mode. The application can bring AC97 Codec to a power down state by performing sequential writes to AC97 Codec powerdown register. Both the bit clock (clock delivered by AC97 Codec, AC97CK) and the input line (AC97RX) are held at a logic low voltage level. This puts AC97 Codec in power down state while all its registers are still holding current values. Without the bit clock, the AC-link is completely in a power down state.

The AC97 Controller should not attempt to play or capture audio data until it has awakened AC97 Codec.

To set the AC97 Codec in low power mode, the PR4 bit in the AC97 Codec powerdown register (Codec address 0x26) must be set to 1. Then the primary Codec drives both AC97CK and AC97RX to a low logic voltage level.

The following operations must be done to put AC97 Codec in low power mode:

- Disable Channel A clearing CEN field in the AC97C\_CAMR.
- Disable Channel B clearing CEN field in the AC97C\_CBMR.
- Write 0x2680 value in the AC97C COTHR.
- Poll the TXEMPTY flag in AC97C\_CxSRs for the 2 channels.

At this point AC97 Codec is in low power mode.

### 42.7.5.2 Waking up the AC-link

There are two methods to bring the AC-link out of low power mode. Regardless of the method, it is always the AC97 Controller that performs the wake-up.

### 42.7.5.3 Wake-up Triggered by the AC97 Controller

The AC97 Controller can wake up the AC97 Codec by issuing either a cold or a warm reset.

The AC97 Controller can also wake up the AC97 Codec by asserting AC97FS signal, however this action should not be performed for a minimum period of four audio frames following the frame in which the powerdown was issued.

## 42.7.5.4 Wake-up Triggered by the AC97 Codec


This feature is implemented in AC97 modem codecs that need to report events such as Caller-ID and wake-up on ring.



The AC97 Codec can drive AC97RX signal from low to high level and holding it high until the controller issues either a cold or a worm reset. The AC97RX rising edge is asynchronously (regarding AC97FS) detected by the AC97 Controller. If WKUP bit is enabled in AC97C\_IMR, an interrupt is triggered that wakes up the AC97 Controller which should then immediately issue a cold or a warm reset.

If the processor needs to be awakened by an external event, the AC97RX signal must be externally connected to the WAKEUP entry of the system controller.

Figure 42-7. AC97 Power-Down/Up Sequence



#### 42.7.5.5 AC97 Codec Reset

There are three ways to reset an AC97 Codec.

### 42.7.5.6 Cold AC97 Reset

A cold reset is generated by asserting the RESET signal low for the minimum specified time (depending on the AC97 Codec) and then by de-asserting RESET high. AC97CK and AC97FS is reactivated and all AC97 Codec registers are set to their default power-on values. Transfers on AC-link can resume.

The RESET signal will be controlled via a PIO line. This is how an application should perform a cold reset:

- Clear and set ENA flag in the AC97C\_MR to reset the AC97 Controller
- Clear PIO line output controlling the AC97 RESET signal
- Wait for the minimum specified time
- Set PIO line output controlling the AC97 RESET signal

AC97CK, the clock provided by AC97 Codec, is detected by the controller.

### 42.7.5.7 Warm AC97 Reset

A warm reset reactivates the AC-link without altering AC97 Codec registers. A warm reset is signaled by driving AC97FX signal high for a minimum of 1us in the absence of AC97CK. In the absence of AC97CK, AC97FX is treated as an asynchronous (regarding AC97FX) input used to signal a warm reset to AC97 Codec.

This is the right way to perform a warm reset:

- Set WRST in the AC97C MR.
- Wait for at least 1us
- Clear WRST in the AC97C\_MR.

The application can check that operations have resumed by checking SOF flag in the AC97C\_SR or wait for an interrupt notice if SOF is enabled in AC97C\_IMR.



# 42.8 AC97 Controller (AC97C) User Interface

Table 42-6. Register Mapping

Offset	Register	Name	Access	Reset
0x0-0x4	Reserved	_	-	-
0x8	Mode Register	AC97C_MR	Read/Write	0x0
0xC	Reserved	_	_	_
0x10	Input Channel Assignment Register	AC97C_ICA	Read/Write	0x0
0x14	Output Channel Assignment Register	AC97C_OCA	Read/Write	0x0
0x18-0x1C	Reserved	_	_	_
0x20	Channel A Receive Holding Register	AC97C_CARHR	Read-only	0x0
0x24	Channel A Transmit Holding Register	AC97C_CATHR	Write-only	_
0x28	Channel A Status Register	AC97C_CASR	Read-only	0x0
0x2C	Channel A Mode Register	AC97C_CAMR	Read/Write	0x0
0x30	Channel B Receive Holding Register	AC97C_CBRHR	Read-only	0x0
0x34	Channel B Transmit Holding Register	AC97C_CBTHR	Write-only	_
0x38	Channel B Status Register	AC97C_CBSR	Read-only	0x0
0x3C	Channel B Mode Register	AC97C_CBMR	Read/Write	0x0
0x40	Codec Channel Receive Holding Register	AC97C_CORHR	Read-only	0x0
0x44	Codec Channel Transmit Holding Register	AC97C_COTHR	Write-only	_
0x48	Codec Status Register	AC97C_COSR	Read-only	0x0
0x4C	Codec Mode Register	AC97C_COMR	Read/Write	0x0
0x50	Status Register	AC97C_SR	Read-only	0x0
0x54	Interrupt Enable Register	AC97C_IER	Write-only	_
0x58	Interrupt Disable Register	AC97C_IDR	Write-only	-
0x5C	Interrupt Mask Register	AC97C_IMR	Read-only	0x0
0x60-0xFB	Reserved	_	_	-
0x100–0x124 Reserved for Peripheral DMA Controller (PDC) registers related to channel transfers		-	-	

# 42.8.1 AC97 Controller Mode Register

Name: AC97C\_MR
Address: 0xFFFAC008
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	-	_	-	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	-	_	_
15	14	13	12	11	10	9	8
_	_	-	-	_	-	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	VRA	WRST	ENA

# • VRA: Variable Rate (for Data Slots 3-12)

0: Variable Rate is inactive. (48 kHz only)

1: Variable Rate is active.

### • WRST: Warm Reset

0: Warm Reset is inactive.

1: Warm Reset is active.

### • ENA: AC97 Controller Global Enable

0: No effect. AC97 function as well as access to other AC97 Controller registers are disabled.

1: Activates the AC97 function.



# 42.8.2 AC97 Controller Input Channel Assignment Register

Name: AC97C\_ICA
Address: 0xFFFAC010
Access: Read/Write

31	30	29	28	27	26	25	24
_	_		CHID12			CHID11	
23	22	21	20	19	18	17	16
	CHID10			CHID9		CH	ID8
15	14	13	12	11	10	9	8
CHID8		CHID7			CHID6		CHID5
7	6	5	4	3	2	1	0
CH	IID5		CHID4			CHID3	

# • CHIDx: Channel ID for the input slot x

CHIDx	Selected Receive Channel			
0x0 None. No data will be received during this slot time				
0x1	Channel A data will be received during this slot time.			
0x2	Channel B data will be received during this slot time			

# 42.8.3 AC97 Controller Output Channel Assignment Register

Name: AC97C\_OCA
Address: 0xFFFAC014
Access: Read/Write

31	30	29	28	27	26	25	24
_	_		CHID12			CHID11	
23	22	21	20	19	18	17	16
	CHID10			CHID9		CH	ID8
15	14	13	12	11	10	9	8
CHID8		CHID7			CHID6		CHID5
7	6	5	4	3	2	1	0
CH	IID5		CHID4			CHID3	

• CHIDx: Channel ID for the output slot x

CHIDx	Selected Transmit Channel			
0x0 None. No data will be transmitted during this slot time				
0x1	Channel A data will be transferred during this slot time.			
0x2	Channel B data will be transferred during this slot time			



# 42.8.4 AC97 Controller Codec Channel Receive Holding Register

AC97C\_CORHR Name: Address: 0xFFFAC040 Access. Read-only

Access:	Read-only

31	30	29	28	27	26	25	24		
_	-	_	-	_	_	_	_		
23	22	21	20	19	18	17	16		
_	_	_	-	-	-	_	_		
15	14	13	12	11	10	9	8		
	SDATA								
7	6	5	4	3	2	1	0		
			SDA	ATA					

# • SDATA: Status Data

Data sent by the CODEC in the third AC97 input frame slot (Slot 2).

# 42.8.5 AC97 Controller Codec Channel Transmit Holding Register

Name: AC97C\_COTHR
Address: 0xFFFAC044

Access: Write-only

31	30	29	28	27	26	25	24	
_	_	_	-	_	_	-	_	
23	22	21	20	19	18	17	16	
READ				CADDR				
15	14	13	12	11	10	9	8	
	CDATA							
7	6	5	4	3	2	1	0	
			CD	ATA				

### • READ: Read-write Command

0: Write operation to the CODEC register indexed by the CADDR address.

1: Read operation to the CODEC register indexed by the CADDR address.

This flag is sent during the second AC97 frame slot

## • CADDR: CODEC Control Register Index

Data sent to the CODEC in the second AC97 frame slot.

## • CDATA: Command Data

Data sent to the CODEC in the third AC97 frame slot (Slot 2).



# 42.8.6 AC97 Controller Channel A, Channel B, Receive Holding Register

Name: AC97C\_CARHR, AC97C\_CBRHR

Address: 0xFFFAC020
Address: 0xFFFAC030
Access: Read-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_		RD/	ATA	
15	14	13	12	11	10	9	8
			RD	ATA			
7	6	5	4	3	2	1	0
			RD.	ATA			

# • RDATA: Receive Data

Received Data on channel x.

# 42.8.7 AC97 Controller Channel A, Channel B, Transmit Holding Register

Name: AC97C\_CATHR, AC97C\_CBTHR

Address: 0xFFFAC024
Address: 0xFFFAC034
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_		TDA	ATA	
15	14	13	12	11	10	9	8
			TD/	ATA			
7	6	5	4	3	2	1	0
			TD	ATA			

### • TDATA: Transmit Data

Data to be sent on channel x.



## 42.8.8 AC97 Controller Channel A Status Register

Name: AC97C\_CASR
Address: 0xFFFAC028

Access:	Read-only
---------	-----------

31	30	29	28	27	26	25	24
_	_	-	-	_	-	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	-	_	_
15	14	13	12	11	10	9	8
RXBUFF	ENDRX	_	_	TXBUFE	ENDTX	_	_
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	_	UNRUN	TXEMPTY	TXRDY

### • TXRDY: Channel Transmit Ready

0: Data has been loaded in Channel Transmit Register and is waiting to be loaded in the Channel Transmit Shift Register.

1: Channel Transmit Register is empty.

### TXEMPTY: Channel Transmit Empty

- 0: Data remains in the Channel Transmit Register or is currently transmitted from the Channel Transmit Shift Register.
- 1: Data in the Channel Transmit Register have been loaded in the Channel Transmit Shift Register and sent to the codec.

#### UNRUN: Transmit Underrun

Active only when Variable Rate Mode is enabled (VRA bit set in the AC97C\_MR). Automatically cleared by a processor read operation.

- 0: No data has been requested from the channel since the last read of the Status Register, or data has been available each time the CODEC requested new data from the channel since the last read of the Status Register.
- 1: Data has been emitted while no valid data to send has been previously loaded into the Channel Transmit Shift Register since the last read of the Status Register.

#### RXRDY: Channel Receive Ready

- 0: Channel Receive Holding Register is empty.
- 1: Data has been received and loaded in Channel Receive Holding Register.

### • OVRUN: Receive Overrun

Automatically cleared by a processor read operation.

- 0: No data has been loaded in the Channel Receive Holding Register while previous data has not been read since the last read of the Status Register.
- 1: Data has been loaded in the Channel Receive Holding Register while previous data has not yet been read since the last read of the Status Register.

### • ENDTX: End of Transmission for Channel A

- 0: The register AC97C\_CATCR has not reached 0 since the last write in AC97C\_CATCR or AC97C\_CANCR.
- 1: The register AC97C\_CATCR has reached 0 since the last write in AC97C\_CATCR or AC97C\_CATNCR.



# • TXBUFE: Transmit Buffer Empty for Channel A

0: AC97C\_CATCR or AC97C\_CATNCR have a value other than 0.

1: Both AC97C\_CATCR and AC97C\_CATNCR have a value of 0.

## • ENDRX: End of Reception for Channel A

0: The register AC97C\_CARCR has not reached 0 since the last write in AC97C\_CARCR or AC97C\_CARNCR.

1: The register AC97C\_CARCR has reached 0 since the last write in AC97C\_CARCR or AC97C\_CARNCR.

## • RXBUFF: Receive Buffer Full for Channel A

0: AC97C\_CARCR or AC97C\_CARNCR have a value other than 0.

1: Both AC97C\_CARCR and AC97C\_CARNCR have a value of 0.



## 42.8.9 AC97 Controller Channel B Status Register

Name: AC97C\_CBSR
Address: 0xFFFAC038

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
RXBUFF	ENDRX	-	_	_	TXBUFE	ENDTX	_
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	_	UNRUN	TXEMPTY	TXRDY

## TXRDY: Channel Transmit Ready

0: Data has been loaded in Channel Transmit Register and is waiting to be loaded in the Channel Transmit Shift Register.

1: Channel Transmit Register is empty.

### TXEMPTY: Channel Transmit Empty

- 0: Data remains in the Channel Transmit Register or is currently transmitted from the Channel Transmit Shift Register.
- 1: Data in the Channel Transmit Register have been loaded in the Channel Transmit Shift Register and sent to the codec.

#### UNRUN: Transmit Underrun

Active only when Variable Rate Mode is enabled (VRA bit set in the AC97C\_MR). Automatically cleared by a processor read operation.

- 0: No data has been requested from the channel since the last read of the Status Register, or data has been available each time the CODEC requested new data from the channel since the last read of the Status Register.
- 1: Data has been emitted while no valid data to send has been previously loaded into the Channel Transmit Shift Register since the last read of the Status Register.

#### RXRDY: Channel Receive Ready

- 0: Channel Receive Holding Register is empty.
- 1: Data has been received and loaded in Channel Receive Holding Register.

### • OVRUN: Receive Overrun

Automatically cleared by a processor read operation.

- 0: No data has been loaded in the Channel Receive Holding Register while previous data has not been read since the last read of the Status Register.
- 1: Data has been loaded in the Channel Receive Holding Register while previous data has not yet been read since the last read of the Status Register.

### • ENDTX: End of Transmission for Channel B

- 0: The register AC97C\_CBTCR has not reached 0 since the last write in AC97C\_CBTCR or AC97C\_CBNCR.
- 1: The register AC97C CBTCR has reached 0 since the last write in AC97C CBTCR or AC97C CBTNCR.



# • TXBUFE: Transmit Buffer Empty for Channel B

- 0: AC97C\_CBTCR or AC97C\_CBTNCR have a value other than 0.
- 1: Both AC97C\_CBTCR and AC97C\_CBTNCR have a value of 0.

## • ENDRX: End of Reception for Channel B

- 0: The register AC97C\_CBRCR has not reached 0 since the last write in AC97C\_CBRCR or AC97C\_CBRNCR.
- 1: The register AC97C\_CBRCR has reached 0 since the last write in AC97C\_CBRCR or AC97C\_CBRNCR.

## • RXBUFF: Receive Buffer Full for Channel B

- 0: AC97C\_CBRCR or AC97C\_CBRNCR have a value other than 0.
- 1: Both AC97C\_CBRCR and AC97C\_CBRNCR have a value of 0.



## 42.8.10 AC97 Controller Codec Status Register

Name: AC97C\_COSR Address: 0xFFFAC048

Access:	Read-only

31	30	29	28	27	26	25	24
_	_	-	-	-	-	_	_
23	22	21	20	19	18	17	16
_	1	_	_	_	1	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	-	UNRUN	TXEMPTY	TXRDY

## TXRDY: Channel Transmit Ready

0: Data has been loaded in Channel Transmit Register and is waiting to be loaded in the Channel Transmit Shift Register.

1: Channel Transmit Register is empty.

### TXEMPTY: Channel Transmit Empty

0: Data remains in the Channel Transmit Register or is currently transmitted from the Channel Transmit Shift Register.

1: Data in the Channel Transmit Register have been loaded in the Channel Transmit Shift Register and sent to the codec.

#### UNRUN: Transmit Underrun

Active only when Variable Rate Mode is enabled (VRA bit set in the AC97C\_MR). Automatically cleared by a processor read operation.

- 0: No data has been requested from the channel since the last read of the Status Register, or data has been available each time the CODEC requested new data from the channel since the last read of the Status Register.
- 1: Data has been emitted while no valid data to send has been previously loaded into the Channel Transmit Shift Register since the last read of the Status Register.

#### RXRDY: Channel Receive Ready

- 0: Channel Receive Holding Register is empty.
- 1: Data has been received and loaded in Channel Receive Holding Register.

### • OVRUN: Receive Overrun

Automatically cleared by a processor read operation.

- 0: No data has been loaded in the Channel Receive Holding Register while previous data has not been read since the last read of the Status Register.
- 1: Data has been loaded in the Channel Receive Holding Register while previous data has not yet been read since the last read of the Status Register.



## 42.8.11 AC97 Controller Channel A Mode Register

Name: AC97C\_CAMR
Address: 0xFFFAC02C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	PDCEN	CEN	_	_	CEM	SI	ZE
15	14	13	12	11	10	9	8
RXBUFF	ENDRX	-	_	TXBUFE	ENDTX	_	_
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	_	UNRUN	TXEMPTY	TXRDY

- TXRDY: Channel Transmit Ready Interrupt Enable
- TXEMPTY: Channel Transmit Empty Interrupt Enable
- UNRUN: Transmit Underrun Interrupt Enable
- RXRDY: Channel Receive Ready Interrupt Enable
- OVRUN: Receive Overrun Interrupt Enable
- ENDTX: End of Transmission for Channel A Interrupt Enable
- TXBUFE: Transmit Buffer Empty for Channel A Interrupt Enable
- 0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
- 1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.
- ENDRX: End of Reception for Channel A Interrupt Enable
- 0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
- 1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.
- RXBUFF: Receive Buffer Full for Channel A Interrupt Enable
- 0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
- 1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.

### SIZE: Channel A Data Size

### SIZE Encoding

SIZE	Selected Data Size
0x0	20 bits
0x1	18 bits
0x2	16 bits
0x3	10 bits

Note: Each time slot in the data phase is 20 bit long. For example, if a 16-bit sample stream is being played to an AC 97 DAC, the first 16 bit positions are presented to the DAC MSB-justified. They are followed by the next four bit positions that the AC97 Controller fills with zeroes. This process ensures that the least significant bits do not introduce any DC biasing, regardless of the implemented DAC's resolution (16-, 18-, or 20-bit)



### • CEM: Channel A Endian Mode

- 0: Transferring Data through Channel A is straight forward (Little-Endian).
- 1: Transferring Data through Channel A from/to a memory is performed with from/to Big-Endian format translation.

### • CEN: Channel A Enable

- 0: Data transfer is disabled on Channel A.
- 1: Data transfer is enabled on Channel A.

### • PDCEN: Peripheral Data Controller Channel Enable

- 0: Channel A is not transferred through a Peripheral Data Controller Channel. Related PDC flags are ignored or not generated.
- 1: Channel A is transferred through a Peripheral Data Controller Channel. Related PDC flags are taken into account or generated.



## 42.8.12 AC97 Controller Channel B Mode Register

Name: AC97C\_CBMR
Address: 0xFFFAC03C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	-	-	-	_
23	22	21	20	19	18	17	16
_	PDCEN	CEN	_	-	CEM	SI	ZE
15	14	13	12	11	10	9	8
RXBUFF	ENDRX	_	_	TXBUFE	ENDTX	_	_
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	_	UNRUN	TXEMPTY	TXRDY

TXRDY: Channel Transmit Ready Interrupt Enable

• TXEMPTY: Channel Transmit Empty Interrupt Enable

• UNRUN: Transmit Underrun Interrupt Enable

RXRDY: Channel Receive Ready Interrupt Enable

OVRUN: Receive Overrun Interrupt Enable

• ENDTX: End of Transmission for Channel B Interrupt Enable

• TXBUFE: Transmit Buffer Empty for Channel B Interrupt Enable

0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.

1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.

#### • ENDRX: End of Reception for Channel B Interrupt Enable

0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.

1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.

### • RXBUFF: Receive Buffer Full for Channel B Interrupt Enable

0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.

1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.

### SIZE: Channel B Data Size

### SIZE Encoding

SIZE	Selected Data Size
0x0	20 bits
0x1	18 bits
0x2	16 bits
0x3	10 bits

Note: Each time slot in the data phase is 20 bit long. For example, if a 16-bit sample stream is being played to an AC 97 DAC, the first 16 bit positions are presented to the DAC MSB-justified. They are followed by the next four bit positions that the AC97 Controller fills with zeroes. This process ensures that the least significant bits do not introduce any DC biasing, regardless of the implemented DAC's resolution (16-, 18-, or 20-bit)



### • CEM: Channel B Endian Mode

- 0: Transferring Data through Channel B is straight forward (Little-Endian).
- 1: Transferring Data through Channel B from/to a memory is performed with from/to Big-Endian format translation.

### • CEN: Channel B Enable

- 0: Data transfer is disabled on Channel B.
- 1: Data transfer is enabled on Channel B.

## • PDCEN: Peripheral Data Controller Channel Enable

- 0: Channel B is not transferred through a Peripheral Data Controller Channel. Related PDC flags are ignored or not generated.
- 1: Channel B is transferred through a Peripheral Data Controller Channel. Related PDC flags are taken into account or generated.



# 42.8.13 AC97 Controller Codec Mode Register

Name: AC97C\_COMR
Address: 0xFFFAC04C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
-	-	_	-	_	_	_	-
7	6	5	4	3	2	1	0
_	_	OVRUN	RXRDY	_	UNRUN	TXEMPTY	TXRDY

• TXRDY: Channel Transmit Ready Interrupt Enable

• TXEMPTY: Channel Transmit Empty Interrupt Enable

• UNRUN: Transmit Underrun Interrupt Enable

• RXRDY: Channel Receive Ready Interrupt Enable

• OVRUN: Receive Overrun Interrupt Enable



### 42.8.14 AC97 Controller Status Register

Name: AC97C\_SR
Address: 0xFFFAC050
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	-	_	_	_	_
7	6	5	4	3	2	1	0
_	_		CBEVT	CAEVT	COEVT	WKUP	SOF

WKUP and SOF flags in AC97C\_SR are automatically cleared by a processor read operation.

#### SOF: Start Of Frame

0: No Start of Frame has been detected since the last read of the Status Register.

1: At least one Start of frame has been detected since the last read of the Status Register.

### · WKUP: Wake Up detection

0: No Wake-up has been detected.

1: At least one rising edge on SDATA\_IN has been asynchronously detected. That means AC97 Codec has notified a wake-up.

#### COEVT: CODEC Channel Event

A Codec channel event occurs when AC97C\_COSR AND AC97C\_COMR is not 0. COEVT flag is automatically cleared when the channel event condition is cleared.

0: No event on the CODEC channel has been detected since the last read of the Status Register.

1: At least one event on the CODEC channel is active.

#### CAEVT: Channel A Event

A channel A event occurs when AC97C\_CASR AND AC97C\_CAMR is not 0. CAEVT flag is automatically cleared when the channel event condition is cleared.

0: No event on the channel A has been detected since the last read of the Status Register.

1: At least one event on the channel A is active.

### • CBEVT: Channel B Event

A channel B event occurs when AC97C\_CBSR AND AC97C\_CBMR is not 0. CBEVT flag is automatically cleared when the channel event condition is cleared.

0: No event on the channel B has been detected since the last read of the Status Register.

1: At least one event on the channel B is active.



## 42.8.15 AC97 Codec Controller Interrupt Enable Register

Name: AC97C\_IER
Address: 0xFFFAC054
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	-	-	_	_
23	22	21	20	19	18	17	16
_	_	-	_	-	-	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_		CBEVT	CAEVT	COEVT	WKUP	SOF

• SOF: Start Of Frame

• WKUP: Wake Up

• COEVT: Codec Event

• CAEVT: Channel A Event

• CBEVT: Channel B Event

0: No effect.

1: Enables the corresponding interrupt.



## 42.8.16 AC97 Controller Interrupt Disable Register

Name: AC97C\_IDR
Address: 0xFFFAC058
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	_	_
15	14	13	12	11	10	9	8
-	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_		CBEVT	CAEVT	COEVT	WKUP	SOF

• SOF: Start Of Frame

• WKUP: Wake Up

• COEVT: Codec Event

• CAEVT: Channel A Event

• CBEVT: Channel B Event

0: No effect.

1: Disables the corresponding interrupt.

### 42.8.17 AC97 Controller Interrupt Mask Register

Name: AC97C\_IMR
Address: 0xFFFAC05C

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-	-	-	_
23	22	21	20	19	18	17	16
_	_	1	ı	_	_	_	_
15	14	13	12	11	10	9	8
_	-	ı	ı	_	_	_	_
7	6	5	4	3	2	1	0
_	_		CBEVT	CAEVT	COEVT	WKUP	SOF

• SOF: Start Of Frame

• WKUP: Wake Up

• COEVT: Codec Event

• CAEVT: Channel A Event

• CBEVT: Channel B Event

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.



# 43. True Random Number Generator (TRNG)


### 43.1 Description

The True Random Number Generator (TRNG) passes the American NIST Special Publication 800-22 and Diehard Random Tests Suites.

As soon as the TRNG is enabled (TRNG\_CTRL register), the generator provides one 32-bit value every 84 clock cycles. Interrupt trng\_int can be enabled through the TRNG\_IER (respectively disabled in TRNG\_IDR). This interrupt is set when a new random value is available and is cleared when the status register is read (TRNG\_SR). The flag DATRDY of the status register (TRNG\_ISR) is set when the random data is ready to be read out on the 32-bit output data register (TRNG\_ODATA).

The normal mode of operation checks that the status register flag equals 1 before reading the output data register when a 32-bit random value is required by the software application.

Figure 43-1. TRNG Data Generation Sequence



# 43.2 True Random Number Generator (TRNG) User Interface

Table 43-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TRNG_CR	Write-only	_
0x10	Interrupt Enable Register	TRNG_IER	Write-only	_
0x14	Interrupt Disable Register	TRNG_IDR	Write-only	_
0x18	Interrupt Mask Register	TRNG_IMR	Read-only	0x0000
0x1C	Interrupt Status Register	TRNG_ISR	Read-only	0x0000
0x50	Output Data Register	TRNG_ODATA	Read-only	0x0000



## 43.2.1 TRNG Control Register

Name: TRNG\_CR
Address: 0xFFFCC000
Access: Write-only

31	30	29	28	27	26	25	24
			KE	ΞY			
23	22	21	20	19	18	17	16
	KEY						
15	14	13	12	11	10	9	8
			KE	ΞY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	ENABLE

# • ENABLE: Enables the TRNG to provide random values

0: Disables the TRNG.

1: Enables the TRNG.

# • KEY: Security Key

KEY = 0x524e47 (RNG in ASCII).

This key is to be written when the ENABLE bit is set or cleared.

## 43.2.2 TRNG Interrupt Enable Register

Name: TRNG\_IER
Address: 0xFFFCC010
Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	-	-	-	_	_
23	22	21	20	19	18	17	16
_	_	-	ı	ı	ı	_	_
15	14	13	12	11	10	9	8
_	_	ı	ı	ı	ı	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DATRDY

# • DATRDY: Data Ready Interrupt Enable

0: No effect.



<sup>1:</sup> Enables the corresponding interrupt.

## 43.2.3 TRNG Interrupt Disable Register

Name: TRNG\_IDR
Address: 0xFFFCC014

Access:	Write-only

31	30	29	28	27	26	25	24
_	1	1	-	_	1	1	_
23	22	21	20	19	18	17	16
_		-	-	_	-	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DATRDY

# • DATRDY: Data Ready Interrupt Disable

0: No effect.

1088

<sup>1:</sup> Disables the corresponding interrupt.

## 43.2.4 TRNG Interrupt Mask Register

Name: TRNG\_IMR
Address: 0xFFFCC018

Access: Read-only

31	30	29	28	27	26	25	24
_	_	1	-	_		ı	_
23	22	21	20	19	18	17	16
_	_	-	-	_		ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_		_	DATRDY

# • DATRDY: Data Ready Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.



## 43.2.5 TRNG Interrupt Status Register

Name: TRNG\_ISR
Address: 0xFFFCC01C

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	-		-	_
23	22	21	20	19	18	17	16
_	_	_	_	-		-	_
15	14	13	12	11	10	9	8
		_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	-		-	DATRDY

# • DATRDY: Data Ready

0: Output data is not valid or TRNG is disabled.

1: New Random value is completed.

DATRDY is cleared when this register is read.

## 43.2.6 TRNG Output Data Register

Name: TRNG\_ODATA
Address: 0xFFFCC050

Access: Read-only

31	30	29	28	27	26	25	24
			OD.	ATA			
23	22	21	20	19	18	17	16
	ODATA						
15	14	13	12	11	10	9	8
			OD.	ATA			
7	6	5	4	3	2	1	0
			OD.	ATA			

# • ODATA: Output Data

The 32-bit Output Data register contains the 32-bit random data.



# 44. Advanced Encryption Standard (AES)

### 44.1 Description

The Advanced Encryption Standard (AES) is compliant with the American FIPS (Federal Information Processing Standard) Publication 197 specification.

The AES supports all five confidentiality modes of operation for symmetrical key block cipher algorithms (ECB, CBC, OFB, CFB and CTR), as specified in the *NIST Special Publication 800-38A Recommendation*. It is compatible with all these modes via Peripheral DMA Controller channels, minimizing processor intervention for large buffer transfers.

The 128-bit/192-bit/256-bit key is stored in four/six/eight 32-bit registers (AES\_KEYWRx) which are all write-only.

The 128-bit input data and initialization vector (for some modes) are each stored in four 32-bit registers (AES\_IDATARx and AES\_IVRx) which are all write-only.

As soon as the initialization vector, the input data and the key are configured, the encryption/decryption process may be started. Then the encrypted/decrypted data is ready to be read out on the four 32-bit output data registers (AES\_ODATARx) or through the DMA channels.

### 44.2 Embedded Characteristics

- Compliant with FIPS Publication 197, Advanced Encryption Standard (AES)
- 256-bit Cryptographic Key
- 16 Clock Cycles Encryption/Decryption Processing Time with a 256-bit Cryptographic Key
- Support of the Five Standard Modes of Operation Specified in the NIST Special Publication 800- 38A,
   Recommendation for Block Cipher Modes of Operation Methods and Techniques:
  - Electronic Code Book (ECB)
  - Cipher Block Chaining (CBC)
  - Cipher Feedback (CFB)
  - Output Feedback (OFB)
  - Counter (CTR)
- 8-, 16-, 32-, 64- and 128-bit Data Sizes Possible in CFB Mode
- Last Output Data Mode Allows Optimized Message Authentication Code (MAC) Generation
- Hardware Countermeasures
- Connected to the DMA Controller to Optimize Data Transfers for all Operating Modes
  - One Channel for the Receiver, One Channel for the Transmitter
  - Next Buffer Support



### 44.3 Product Dependencies

#### 44.3.1 Power Management

The AES may be clocked through the Power Management Controller (PMC), so the programmer must first to configure the PMC to enable the AES clock.

### 44.3.2 Interrupt

The AES interface has an interrupt line connected to the Interrupt Controller.

Handling the AES interrupt requires programming the Interrupt Controller before configuring the AES.

Table 44-1. Peripheral IDs

Instance	ID
AES	28

### 44.4 Functional Description

The Advanced Encryption Standard (AES) specifies a FIPS-approved cryptographic algorithm that can be used to protect electronic data. The AES algorithm is a symmetric block cipher that can encrypt (encipher) and decrypt (decipher) information.

Encryption converts data to an unintelligible form called ciphertext. Decrypting the ciphertext converts the data back into its original form, called plaintext. The CIPHER bit in the AES Mode Register (AES\_MR) allows selection between the encryption and the decryption processes.

The AES is capable of using cryptographic keys of 128/192/256 bits to encrypt and decrypt data in blocks of 128 bits. This 128-bit/192-bit/256-bit key is defined in the Key Registers (AES\_KEYWRx).

The input to the encryption processes of the CBC, CFB, and OFB modes includes, in addition to the plaintext, a 128-bit data block called the initialization vector (IV), which must be set in the Initialization Vector Registers (AES\_IVRx). The initialization vector is used in an initial step in the encryption of a message and in the corresponding decryption of the message. The Initialization Vector Registers are also used by the CTR mode to set the counter value.

#### 44.4.1 Operation Modes

The AES supports the following modes of operation:

- ECB: Electronic Code Book
- CBC: Cipher Block Chaining
- OFB: Output Feedback
- CFB: Cipher Feedback
  - CFB8 (CFB where the length of the data segment is 8 bits)
  - CFB16 (CFB where the length of the data segment is 16 bits)
  - CFB32 (CFB where the length of the data segment is 32 bits)
  - CFB64 (CFB where the length of the data segment is 64 bits)
  - CFB128 (CFB where the length of the data segment is 128 bits)
- CTR: Counter

The data pre-processing, post-processing and data chaining for the concerned modes are automatically performed. Refer to the *NIST Special Publication 800-38A Recommendation* for more complete information.

These modes are selected by setting the OPMOD field in the AES Mode Register (AES\_MR).



In CFB mode, five data sizes are possible (8, 16, 32, 64 or 128 bits), configurable by means of the CFBS field in the mode register. (See "AES Mode Register" on page 1101.).

In CTR mode, the size of the block counter embedded in the module is 16 bits. Therefore, there is a rollover after processing 1 megabyte of data.

#### 44.4.2 Start Modes

The SMOD field in the AES Mode Register (AES\_MR) allows selection of the encryption (or decryption) start mode.

#### 44.4.2.1 Manual Mode

The sequence order is as follows:

- Write the Mode Register (AES\_MR) with all required fields, including but not limited to SMOD and OPMOD.
- Write the 128-bit/192-bit/256-bit key in the Key Registers (AES\_KEYWRx).
- Write the initialization vector (or counter) in the Initialization Vector Registers (AES\_IVRx).

Note: The Initialization Vector Registers concern all modes except ECB.

- Set the bit DATRDY (Data Ready) in the AES Interrupt Enable register (AES\_IER), depending on whether an interrupt is required or not at the end of processing.
- Write the data to be encrypted/decrypted in the authorized Input Data Registers (See Table 44-2).

Table 44-2. Authorized Input Data Registers

Operation Mode	Input Data Registers to Write
ECB	All
CBC	All
OFB	All
128-bit CFB	All
64-bit CFB	AES_IDATAR0 and AES_IDATAR1
32-bit CFB	AES_IDATAR0
16-bit CFB	AES_IDATAR0
8-bit CFB	AES_IDATAR0
CTR	All

Note: In 64-bit CFB mode, writing to AES\_IDATAR2 and AES\_IDATAR3 registers is not allowed and may lead to errors in processing.

Note: In 32-, 16- and 8-bit CFB modes, writing to AES\_IDATAR1, AES\_IDATAR2 and AES\_IDATAR3 registers is not allowed and may lead to errors in processing.

- Set the START bit in the AES Control register AES\_CR to begin the encryption or the decryption process.
- When processing completes, the bit DATRDY in the AES Interrupt Status Register (AES\_ISR) raises. If an interrupt has been enabled by setting the bit DATRDY in AES\_IER, the interrupt line of the AES is activated.
- When the software reads one of the Output Data Registers (AES\_ODATARx), the DATRDY bit is automatically cleared.

#### 44.4.2.2 Auto Mode

The Auto Mode is similar to the manual one, except that in this mode, as soon as the correct number of Input Data registers is written, processing is automatically started without any action in the Control Register.



#### 44.4.2.3 DMA Mode

The DMA Controller can be used in association with the AES to perform an encryption/decryption of a buffer without any action by the software during processing.

The SMOD field of the AES\_MR must be set either to 0x1 or 0x2 depending on how the DMA is configured.

The start address of any transfer descriptor must be set to AES\_IDATAR0 register.

The DMA chunk size can be set either to single data or to 4 data per request.

- If the entire AES message to be processed requires only a single DMA transfer descriptor, or if the message is transferred using several DMA transfer descriptors which sizes are greater than 128 bits (4 words), the DMA must be configured with non incremental addresses. Then, the SMOD field of the AES\_MR must be set to 0x2.
- If the AES message is described using DMA transfer descriptors having a transfer size equal to 128 bits (4 words), the DMA must be configured to perform non incremental addresses. Then, the SMOD field of the AES MR must be set to 0x1.

When DMA is used, the type of data transfer (byte, half-word or word) depends on the operation mode.

Table 44-3. Data Transfer Type for the Different Operation Modes

Operation Mode	Data Transfer Type
ECB	Word
CBC	Word
OFB	Word
CFB 128-bit	Word
CFB 64-bit	Word
CFB 32-bit	Word
CFB 16-bit	Half-word
CFB 8-bit	Byte
CTR	Word

#### 44.4.3 Last Output Data Mode

This mode is used to generate cryptographic checksums on data (MAC) by means of cipher block chaining encryption algorithm (CBC-MAC algorithm for example).

After each end of encryption/decryption, the output data is available either on the output data registers for Manual and Auto mode or at the address specified in the receive buffer pointer for DMA mode (See Table 44-4).

The Last Output Data bit (LOD) in the AES Mode Register (AES\_MR) allows retrieval of only the last data of several encryption/decryption processes.

Therefore, there is no need to define a read buffer in DMA mode.

This data is only available on the Output Data Registers (AES\_ODATARx).




### 44.4.3.1 Manual and Auto Modes

If LOD = 0

The DATRDY flag is cleared when at least one of the Output Data Registers is read (See Figure 44-1).

Figure 44-1. Manual and Auto Modes with LOD = 0




If the user does not want to read the output data registers between each encryption/decryption, the DATRDY flag will not be cleared. If the DATRDY flag is not cleared, the user cannot know the end of the following encryptions/decryptions.

#### If LOD = 1

The DATRDY flag is cleared when at least one Input Data Register is written, so before the start of a new transfer (See Figure 44-2). No more Output Data Register reads are necessary between consecutive encryptions/decryptions.

Figure 44-2. Manual and Auto Modes with LOD = 1




#### 44.4.3.2 DMA Mode

If LOD = 0

This mode may be used for all AES operating modes except CBC-MAC where LOD=1 mode is recommended.

The end of the encryption/decryption is notified by the end of DMA transfer associated to AES\_ODATARx registers (see Figure 44-3). 2 channels DMA are required, 1 for writing message blocks to AES\_IDATARx registers and the other one to get back the processed from AES\_ODATARx registers.

Figure 44-3. DMA transfer with LOD = 0



If LOD = 1

This mode is recommended to process AES CBC-MAC operating mode.

The user must first wait for the DMA flag (BTC = Buffer Transfer Complete) to rise, then for DATRDY to ensure that the encryption/decryption is completed (see Figure 44-4).

In this case, no receive buffers are required.

The output data is only available on the Output Data Registers (AES\_ODATARx).

Figure 44-4. DMA transfer with LOD = 1






Table 44-3 summarizes the different cases.

Table 44-4. Last Output Data Mode Behavior versus Start Modes

	Manual and	Auto Modes	DMA Transfer		
Sequence	LOD = 0 LOD = 1		LOD = 0	LOD = 1	
DATRDY Flag Clearing Condition (1)	At least one Output Data Register must be read	At least one Input Data Register must be written	Not used	Managed by the DMA	
Encrypted/Decrypted Data Result Location	In the Output Data Registers	In the Output Data Registers	Not available	In the Output Data Registers	
End of Encryption/Decryption	DATRDY	DATRDY	2 DMA flags (BTC[n/m])	DMA flag (BTC[n]) then AES DATRDY	

Note: 1. Depending on the mode, there are other ways of clearing the DATRDY flag. See "AES Interrupt Status Register" on page 1107.

Warning: In DMA mode, reading to the Output Data registers before the last data transfer may lead to unpredictable result.

### 44.4.4 Security Features

#### 44.4.4.1 Countermeasures

The AES also features hardware countermeasures that can be used to make more difficult the unexpected data recovery.

These countermeasures can be enabled through the CTYPE field in the AES Mode Register. This field is write-only, and all changes to it are taken into account if, at the same time, the Countermeasure Key (CKEY field) is correctly written (see "AES Mode Register" on page 1101).

Note: Enabling countermeasures has an impact on the AES encryption/decryption throughput.

By default, all the countermeasures are enabled.

The best throughput is achieved with all the countermeasures disabled. On the other hand, the best protection is achieved with all of them enabled.

The LOADSEED bit in the AES Control Register (AES\_CR) restarts the countermeasures generator to an internal pre-defined value.

#### 44.4.4.2 Unspecified Register Access Detection

When an unspecified register access occurs, the URAD bit in the Interrupt Status Register (AES\_ISR) raises. Its source is then reported in the Unspecified Register Access Type field (URAT). Only the last unspecified register access is available through the URAT field.

Several kinds of unspecified register accesses can occur:

- Input Data Register written during the data processing when SMOD=IDATAR0 START
- Output Data Register read during data processing
- Mode Register written during data processing
- Output Data Register read during sub-keys generation
- Mode Register written during sub-keys generation
- Write-only register read access

The URAD bit and the URAT field can only be reset by the SWRST bit in the AES CR.



# 44.5 Advanced Encryption Standard (AES) User Interface

Table 44-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	AES_CR	Write-only	_
0x04	Mode Register	AES_MR	Read/Write	0x0
0x08-0x0C	Reserved	_	-	_
0x10	Interrupt Enable Register	AES_IER	Write-only	_
0x14	Interrupt Disable Register	AES_IDR	Write-only	_
0x18	Interrupt Mask Register	AES_IMR	Read-only	0x0
0x1C	Interrupt Status Register	AES_ISR	Read-only	0x0
0x20	Key Word Register 0	AES_KEYWR0	Write-only	_
0x24	Key Word Register 1	AES_KEYWR1	Write-only	_
0x28	Key Word Register 2	AES_KEYWR2	Write-only	_
0x2C	Key Word Register 3	AES_KEYWR3	Write-only	_
0x30	Key Word Register 4	AES_KEYWR4	Write-only	_
0x34	Key Word Register 5	AES_KEYWR5	Write-only	_
0x38	Key Word Register 6	AES_KEYWR6	Write-only	-
0x3C	Key Word Register 7	AES_KEYWR7	Write-only	_
0x40	Input Data Register 0	AES_IDATAR0	Write-only	_
0x44	Input Data Register 1	AES_IDATAR1	Write-only	-
0x48	Input Data Register 2	AES_IDATAR2	Write-only	_
0x4C	Input Data Register 3	AES_IDATAR3	Write-only	-
0x50	Output Data Register 0	AES_ODATAR0	Read-only	0x0
0x54	Output Data Register 1	AES_ODATAR1	Read-only	0x0
0x58	Output Data Register 2	AES_ODATAR2	Read-only	0x0
0x5C	Output Data Register 3	AES_ODATAR3	Read-only	0x0
0x60	Initialization Vector Register 0	AES_IVR0	Write-only	_
0x64	Initialization Vector Register 1	AES_IVR1	Write-only	-
0x68	Initialization Vector Register 2	AES_IVR2	Write-only	-
0x6C	Initialization Vector Register 3	AES_IVR3	Write-only	-
0x70-0xFC	Reserved	_	_	_



### 44.5.1 AES Control Register

Name: AES\_CR

Address: 0xFFFC0000

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	ı	ı	ı	_
23	22	21	20	19	18	17	16
_	_	_	_	ı	ı	ı	LOADSEED
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	SWRST
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	START

### • START: Start Processing

0: No effect

1: Starts manual encryption/decryption process.

### • SWRST: Software Reset

0: No effect.

1: Resets the AES. A software triggered hardware reset of the AES interface is performed.

### • LOADSEED: Random Number Generator Seed Loading

0: No effect.

1: Restarts the countermeasures generator to an internal pre-defined value.

### 44.5.2 AES Mode Register

Name: AES\_MR
Address: 0xFFFC0004
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	CMTYP5	CMTYP4	CMTYP3	CMTYP2	CMTYP1
23	22	21	20	19	18	17	16
	CKEY				CFBS		
15	14	13	12	11	10	9	8
LOD	LOD OPMOD			KEY	SIZE	SM	OD
7	6	5	4	3	2	1	0
	PROCDLY				_	_	CIPHER

### • CIPHER: Processing Mode

0: Decrypts data.

1: Encrypts data.

### • PROCDLY: Processing Delay

Processing Time =  $12 \times (PROCDLY + 1)$ 

The Processing Time represents the number of clock cycles that the AES needs in order to perform one encryption/decryption with no countermeasures activated.

Note: The best performance is achieved with PROCDLY equal to 0.

#### · SMOD: Start Mode

Value	Name	Description
0x0	MANUAL_START	Manual Mode
0x1	AUTO_START	Auto Mode
0x2	IDATAR0_START	AES_IDATAR0 access only Auto Mode

Values which are not listed in the table must be considered as "reserved".

In case DMA transfer is used, either 0x1 or 0x2 must be configured. Refer to "DMA Mode" on page 1095 for more details.

### • KEYSIZE: Key Size

Value	Name	Description
0x0	AES128	AES Key Size is 128 bits
0x1	AES192	AES Key Size is 192 bits
0x2	AES256	AES Key Size is 256 bits

Values which are not listed in the table must be considered as "reserved".



### • OPMOD: Operation Mode

Value	Name	Description
0x0	ECB	ECB: Electronic Code Book mode
0x1	CBC	CBC: Cipher Block Chaining mode
0x2	OFB	OFB: Output Feedback mode
0x3	CFB	CFB: Cipher Feedback mode
0x4	CTR	CTR: Counter mode (16-bit internal counter)

Values which are not listed in the table must be considered as "reserved".

For CBC-MAC operating mode, please set OPMOD to CBC and LOD to 1.

### • LOD: Last Output Data Mode

0: No effect.

After each end of encryption/decryption, the output data is available either on the output data registers (Manual and Auto modes).

In Manual and Auto modes, the DATRDY flag is cleared when at least one of the Output Data registers is read.

1: The DATRDY flag is cleared when at least one of the Input Data Registers is written.

No more Output Data Register reads is necessary between consecutive encryptions/decryptions (see "Last Output Data Mode" on page 1095).

<u>Warning</u>: In DMA mode, reading to the Output Data registers before the last data encryption/decryption process may lead to unpredictable results.

### · CFBS: Cipher Feedback Data Size

Value	Name	Description
0x0	SIZE_128BIT	128-bit
0x1	SIZE_64BIT	64-bit
0x2	SIZE_32BIT	32-bit
0x3	SIZE_16BIT	16-bit
0x4	SIZE_8BIT	8-bit

Values which are not listed in table must be considered as "reserved".

### CKEY: Countermeasure Key

This field should be written with the value 0xE to allow CTYPE field changes.

If the field is written with a different value, changes made through the CTYPE field will not be taken into account. Note: CKEY field is write-only.

#### CMTYP1: CounterMeasure Type 1

0 (NOPROT\_EXTXKEY): Counter-Measure type 1 is disabled

1 (PROT\_EXTKEY): Counter-Measure type 1 is enabled

### • CMTYP2: CounterMeasure Type 2

0 (NO\_PAUSE): Counter-Measure type 2 is disabled

1 (PAUSE): Counter-Measure type 2 is enabled



### • CMTYP3: CounterMeasure Type 3

0 (NO\_DUMMY): Counter-Measure type 3 is disabled

1 (DUMMY): Counter-Measure type 3 is enabled

### • CMTYP4: CounterMeasure Type 4

0 (NO\_RESTART): Counter-Measure type 4 is disabled

1 (RESTART): Counter-Measure type 4 is enabled

### • CMTYP5: CounterMeasure Type 5

0 (NO\_ADDACCESS): Counter-Measure type 5 is disabled

1 (ADDACCESS): Counter-Measure type 5 is enabled

Note: All the countermeasures are enabled by default.

Note: CTYPE field is write-only and can only be modified if CKEY is correctly set.



## 44.5.3 AES Interrupt Enable Register

Name: AES\_IER
Address: 0xFFFC0010
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DATRDY

# • DATRDY: Data Ready Interrupt Enable

### • URAD: Unspecified Register Access Detection Interrupt Enable

0: No effect.

<sup>1:</sup> Enables the corresponding interrupt.

## 44.5.4 AES Interrupt Disable Register

Name: AES\_IDR
Address: 0xFFFC0014
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_		_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	ı	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DATRDY

<sup>•</sup> DATRDY: Data Ready Interrupt Disable

## • URAD: Unspecified Register Access Detection Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.



## 44.5.5 AES Interrupt Mask Register

Name: AES\_IMR
Address: 0xFFFC0018
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	DATRDY

# • DATRDY: Data Ready Interrupt Mask

## • URAD: Unspecified Register Access Detection Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

### 44.5.6 AES Interrupt Status Register

Read-only

Name: AES\_ISR
Address: 0xFFFC001C

Access:

31	30	29	28	27	26	25	24
_	_	_	1	1	1	_	_
23	22	21	20	19	18	17	16
_	_	_	ı	ı	ı	_	_
15	14	13	12	11	10	9	8
	URAT			ı	ı	_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	-	_	DATRDY

### • DATRDY: Data Ready

0: Output data is not valid.

DATRDY is cleared when a Manual encryption/decryption occurs (START bit in AES\_CR) or when a software triggered hardware reset of the AES interface is performed (SWRST bit in AES\_CR).

### $LOD = 0 (AES_MR)$ :

In Manual and Auto mode, the DATRDY flag can also be cleared when at least one of the Output Data Registers is read. In DMA mode, DATRDY is set and cleared automatically.

### $LOD = 1 (AES_MR)$ :

In Manual and Auto mode, the DATRDY flag can also be cleared when at least one of the Input Data Registers is written. In DMA mode, DATRDY is set and cleared automatically.

#### URAD: Unspecified Register Access Detection Status

0: No unspecified register access has been detected since the last SWRST.

1: At least one unspecified register access has been detected since the last SWRST.

URAD bit is reset only by the SWRST bit in the AES\_CR.

#### URAT: Unspecified Register Access Type

	our memory regions recorde type				
Value	Name	Description			
0x0	IDR_WR_PROCESSING	Input Data Register written during the data processing when SMOD=0x2 mode.			
0x1	ODR_RD_PROCESSING	Output Data Register read during the data processing.			
0x2	MR_WR_PROCESSING	Mode Register written during the data processing.			
0x3	ODR_RD_SUBKGEN	Output Data Register read during the sub-keys generation.			
0x4	MR_WR_SUBKGEN	Mode Register written during the sub-keys generation.			
0x5	WOR_RD_ACCESS	Write-only register read access.			

Only the last Unspecified Register Access Type is available through the URAT field.

URAT field is reset only by the SWRST bit in the AES\_CR.



<sup>1:</sup> Encryption or decryption process is completed.

### 44.5.7 AES Key Word Register x

Name: AES\_KEYWRx Address: 0xFFFC0020

Access: Write-only

31	30	29	28	27	26	25	24
			KE	YW			
23	22	21	20	19	18	17	16
	KEYW						
15	14	13	12	11	10	9	8
	KEYW						
7	6	5	4	3	2	1	0
	KEYW						

# • KEYW: Key Word

The four/six/eight 32-bit Key Word registers set the 128-bit/192-bit/256-bit cryptographic key used for encryption/decryption.

AES\_KEYWR0 corresponds to the first word of the key and respectively AES\_KEYWR3/AES\_KEYWR5/AES\_KEYWR7 to the last one.

These registers are write-only to prevent the key from being read by another application.

### 44.5.8 AES Input Data Register x

Name: AES\_IDATARx Address: 0xFFFC0040

Access: Write-only

31	30	29	28	27	26	25	24
			IDA	ATA			
23	22	21	20	19	18	17	16
	IDATA						
15	14	13	12	11	10	9	8
	IDATA						
7	6	5	4	3	2	1	0
	IDATA						

### • IDATA: Input Data Word

The four 32-bit Input Data registers set the 128-bit data block used for encryption/decryption.

AES\_IDATAR0 corresponds to the first word of the data to be encrypted/decrypted, and AES\_IDATAR3 to the last one.

These registers are write-only to prevent the input data from being read by another application.



## 44.5.9 AES Output Data Register x

Name: AES\_ODATARx Address: 0xFFFC0050

Access: Read-only

31	30	29	28	27	26	25	24
			OD.	ATA			
23	22	21	20	19	18	17	16
	ODATA						
15	14	13	12	11	10	9	8
	ODATA						
7	6	5	4	3	2	1	0
	ODATA						

### • ODATA: Output Data

The four 32-bit Output Data registers contain the 128-bit data block that has been encrypted/decrypted. AES\_ODATAR0 corresponds to the first word, AES\_ODATAR3 to the last one.

### 44.5.10 AES Initialization Vector Register x

Name: AES\_IVRx Address: 0xFFFC0060

Access: Write-only

31	30	29	28	27	26	25	24
			1\	/			
23	22	21	20	19	18	17	16
			1\	/			
15	14	13	12	11	10	9	8
	IV						
7	6	5	4	3	2	1	0
			1/	/			

#### • IV: Initialization Vector

The four 32-bit Initialization Vector registers set the 128-bit Initialization Vector data block that is used by some modes of operation as an additional initial input.

AES\_IVR0 corresponds to the first word of the Initialization Vector, AES\_IVR3 to the last one.

These registers are write-only to prevent the Initialization Vector from being read by another application.

For CBC, OFB and CFB modes, the Initialization Vector corresponds to the initialization vector.

For CTR mode, it corresponds to the counter value.

Note: These registers are not used in ECB mode and must not be written.



# 45. Triple Data Encryption Standard (TDES)

The Triple Data Encryption Standard (TDES) is compliant with the American FIPS (Federal Information Processing Standard) Publication 46-3 specification.

The TDES supports the four different confidentiality modes of operation (ECB, CBC, OFB and CFB), specified in the FIPS (Federal Information Processing Standard) Publication 81 and is compatible with the Peripheral Data Controller channels for all of these modes, minimizing processor intervention for large buffer transfers.

The 64-bit long keys and input data (and initialization vector for some modes) are each stored in two corresponding 32-bit write-only registers:

Key x Word Registers TDES\_KEYxWR0 and TDES\_KEYxWR1

Input Data Registers TDES\_IDATAR0 and TDES\_IDATAR1

Initialization Vector Registers TDES\_IVR0 and TDES\_IVR1

As soon as the initialization vector, the input data and the key are configured, the encryption/decryption process may be started. Then the encrypted/decrypted data is ready to be read out on the two 32-bit output data registers (TDES\_ODATARx) or through the PDC channels.

### 45.1 Embedded Characteristics

- Supports Single Data Encryption Standard (DES) and Triple Data Encryption Algorithm (TDEA or TDES)
- Compliant with FIPS Publication 46-3, Data Encryption Standard (DES)
- 64-bit Cryptographic Key for TDES
- Two-key or Three-key Algorithms for TDES
- 18-clock Cycles Encryption/Decryption Processing Time for DES
- 50-clock Cycles Encryption/Decryption Processing Time for TDES
- Supports eXtended Tiny Encryption Algorithm (XTEA)
- 128-bit key for XTEA and Programmable Round Number up to 64
- Support the Four Standard Modes of Operation specified in the FIPS Publication 81, DES Modes of Operation
  - Electronic Code Book (ECB)
  - Cipher Block Chaining (CBC)
  - Cipher Feedback (CFB)
  - Output Feedback (OFB)
- 8-, 16-, 32- and 64-bit Data Sizes Possible in CFB Mode
- Last Output Data Mode Allowing Optimized Message (Data) Authentication Code (MAC) Generation
- Connection to PDC Channel Capabilities Optimizes Data Transfers for all Operating Modes
  - One Channel for the Receiver, One Channel for the Transmitter
  - Next Buffer Support



### 45.2 Product Dependencies

#### 45.2.1 Power Management

The TDES may be clocked through the Power Management Controller (PMC), so the programmer must first configure the PMC to enable the TDES clock.

### 45.2.2 Interrupt

The TDES interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling the TDES interrupt requires programming the AIC before configuring the TDES.

### 45.3 Functional Description

The Data Encryption Standard (DES) and the Triple Data Encryption Algorithm (TDES) specify FIPS-approved cryptographic algorithms that can be used to protect electronic data. The TDES bit in the TDES Mode Register (TDES\_MR) is used to select either the single DES or the Triple DES mode.

Encryption (enciphering) converts data to an unintelligible form called ciphertext. Decrypting (deciphering) the ciphertext converts the data back into its original form, called plaintext. The CIPHER bit in the TDES\_MR is used to choose between encryption and decryption.

A DES is capable of using cryptographic keys of 64 bits to encrypt and decrypt data in blocks of 64 bits. This 64-bit key is defined in the Key 1 Word Registers (TDES\_KEY1WRx).

A TDES key consists of three DES keys, which is also referred to as a key bundle. These three 64-bit keys are defined, respectively, in the Key 1, 2 and 3 Word Registers (TDES\_KEY1WRx, TDES\_KEY2WRx and TDES\_KEY3WRx). In Triple DES mode (TDESMOD = 1 in TDES\_MR), the KEYMOD bit in the TDES\_MR is used to choose between a two- and a three-key algorithm as summarized in Table 45-1.

Table 45-1. TDES Algorithms Summary

		Data Processing Sequence Steps		
Algorithm	Mode	First	Second	Third
Three leav	Encryption	Encryption with Key 1	Decryption with Key 2	Encryption with Key 3
Three-key	Decryption	Decryption with Key 3	Encryption with Key 2	Decryption with Key 1
Torre breeze	Encryption	Encryption with Key 1	Decryption with Key 2	Encryption with Key 1
Two-key	Decryption	Decryption with Key 1	Encryption with Key 2	Decryption with Key 1

The input to the encryption processes of the CBC, CFB, and OFB modes includes, in addition to the plaintext, a 64-bit data block called the initialization vector (IV), which must be set in the Initialization Vector Registers (TDES\_IVRx). The initialization vector is used in an initial step in the encryption of a message and in the corresponding decryption of the message.

XTEA algorithm can be used instead of DES/TDES by configuring the TDESMOD field in the TDES\_MR with the appropriate value 0x2. An XTEA key consists of a 128-bit key. They are defined in the Key 1 and 2 Word Registers (TDES\_KEY1WRx, TDES\_KEY2WRx).

The number of rounds of XTEA is defined in the TDES\_XTEA\_RNDR and can be programmed up to 64 (1 round = 2 Feistel network rounds).

All the start and operating modes of the TDES algorithm can be applied to the XTEA algorithm.



### 45.3.1 Operation Modes

The TDES supports the following modes of operation:

- ECB-Electronic Code Book
- CBC—Cipher Block Chaining
- OFB—Output Feedback
- CFB—Cipher Feedback
  - CFB8 (CFB where the length of the data segment is 8 bits)
  - CFB16 (CFB where the length of the data segment is 16 bits)
  - CFB32 (CFB where the length of the data segment is 32 bits)
  - CFB64 (CFB where the length of the data segment is 64 bits)

The data pre-processing, post-processing and data chaining for each mode are automatically performed. Refer to the FIPS Publication 81 for more complete information.

These modes are selected by setting the OPMOD field in the TDES\_MR.

In CFB mode, four data sizes are possible (8, 16, 32 and 64 bits), configurable by means of the CFBS field in the TDES\_MR (see Section 45.4.2 "TDES Mode Register" on page 1121).

The OFB and CFB modes of operation are only available if 2-key mode is selected (KEYMOD = 1 in TDES\_MR).

#### 45.3.2 Start Modes

The SMOD field in the TDES MR selects the encryption (or decryption) start mode.

#### 45.3.2.1 Manual Mode

The sequence is as follows:

- Write the TDES\_MR with all required fields, including but not limited to SMOD and OPMOD.
- 2. Write the 64-bit key(s) in the different Key Word Registers (TDES\_KEYxWRx), depending on whether one, two or three keys are required.
- 3. Write the initialization vector (or counter) in the Initialization Vector Registers (TDES IVRx).

The Initialization Vector Registers concern all modes except ECB.

- 4. Set the bit DATRDY (Data Ready) in the TDES Interrupt Enable register (TDES\_IER), depending on whether an interrupt is required or not at the end of processing.
- 5. Write the data to be encrypted/decrypted in the authorized Input Data Registers (see Table 45-2).
- 6. Set the START bit in the TDES Control Register (TDES\_CR) to begin the encryption or the decryption process.
- 7. When the processing completes, the bit DATRDY in the TDES Interrupt Status Register (TDES\_ISR) rises. If an interrupt has been enabled by setting the bit DATRDY in TDES IER, the interrupt line of the TDES is activated.
- 8. When the software reads one of the Output Data Registers (TDES\_ODATARX), the DATRDY bit is automatically cleared.

Table 45-2. **Authorized Input Data Registers** 

Operation Mode	Input Data Registers to Write
ECB	All
CBC	All
OFB	All
CFB 64-bit	All



Table 45-2. Authorized Input Data Registers (Continued)

Operation Mode	Input Data Registers to Write
CFB 32-bit	TDES_IDATAR0
CFB 16-bit	TDES_IDATAR0
CFB 8-bit	TDES_IDATAR0

Note: In 32-, 16- and 8-bit CFB mode, writing to TDES\_IDATAR1 is not allowed and may lead to errors in processing.

#### 45.3.2.2 Auto Mode

The Auto Mode is similar to Manual Mode, except that, as soon as the correct number of Input Data registers is written, processing is automatically started without any action in the TDES\_CR.

#### 45.3.2.3 PDC Mode

The Peripheral DMA Controller (PDC) can be used in association with the TDES to perform an encryption/decryption of a buffer without any action by the software during processing.

The SMOD field in the TDES\_MR must be configured to 0x2.

The sequence is as follows:

- 1. Write the TDES\_MR with all required fields, including but not limited to SMOD and OPMOD.
- 2. Write the key in the Key Registers (TDES\_KEYxWRx).
- 3. Write the initialization vector (or counter) in the Initialization Vector Registers (TDES\_IVRx).

Note: The Initialization Vector Registers concern all modes except ECB.

4. Set the PDC Transmit Pointer Register to the address where the data buffer to encrypt/decrypt is stored and the PDC Receive Pointer Register where it must be encrypted/decrypted.

Note: Transmit and receive buffers can be identical.

Set the PDC Transmit Counter Register and PDC Receive Counter Register to the same value. This value
must be a multiple of the data transfer type size (see Table 45-3 "Data Transfer Type for the Different
Operation Modes").

Note: The same requirements are necessary for the Next Pointer(s) and Counter(s) of the PDC (Transmit Next Pointer Register, Receive Next Pointer Register, Transmit Next Counter Register, Receive Next Counter Register).

- 6. If not already done, set the ENDRX bit (or RXBUFF if the next pointers and counters are used) in the TDES\_IER, depending on whether an interrupt is required or not at the end of processing.
- 7. Enable the PDC in transmission and reception to start the processing (PDC Transfer Control Register).
- 8. When the processing completes, the bit ENDRX (or RXBUFF) in the TDES\_ISR rises. If an interrupt has been enabled by setting the corresponding bit in TDES\_IER, the interrupt line of the TDES is activated.

When PDC is used, the data size to transfer (byte, half-word or word) depends on the TDES mode of operations. This size is automatically configured by the TDES.

Table 45-3. Data Transfer Type for the Different Operation Modes

Operation Mode	Data Transfer Type
ECB	Word
CBC	Word
OFB	Word
CFB 64-bit	Word
CFB 32-bit	Word
CFB 16-bit	Half-word
CFB 8-bit	Byte



#### 45.3.3 Last Output Data Mode

This mode is used to generate cryptographic checksums on data (MAC) using a CBC-MAC or a CFB encryption algorithm (See FIPS Publication 81 Appendix F).

After each end of encryption/decryption, the output data is available either on the output data registers for Manual and Auto mode or at the address specified in the receive buffer pointer for PDC mode (See Table 45-4 "Last Output Mode Behavior versus Start Modes").

The Last Output Data bit (LOD) in the TDES\_MR allows retrieval of only the last data of several encryption/decryption processes.

This data is only available on the Output Data Registers (TDES\_ODATARx).


Therefore, there is no need to define a read buffer in PDC mode.

#### 45.3.3.1 Manual and Auto Modes

#### TDES MR.LOD = 0

The DATRDY flag is cleared when at least one of the Output Data Registers is read. See Figure 45-1.

Figure 45-1. Manual and Auto Modes with LOD = 0




If the user does not want to read the output data registers between each encryption/decryption, the DATRDY flag will not be cleared. If the DATRDY flag is not cleared, the user will not be informed of the encryptions/decryptions that follow.

### TDES\_MR.LOD = 1

The DATRDY flag is cleared when at least one Input Data Register is written, before the start of a new transfer. See Figure 45-2. No further Output Data Register reads are necessary between consecutive encryptions/decryptions.

Figure 45-2. Manual and Auto Modes with LOD = 1






#### 45.3.3.2 PDC Mode

#### TDES MR.LOD = 0

The end of the encryption/decryption is indicated by the ENDRX (or RXBUFF) flag rise in the TDES\_ISR. See Figure 45-3.

Figure 45-3. PDC Mode with LOD = 0:



### TDES\_MR.LOD = 1

The user must first wait for the ENDTX (or TXBUFE) flag to rise in the TDES\_ISR, then for DATRDY to ensure that the encryption/decryption is completed. See Figure 45-4.

In this case, no receive buffers are required.

The output data is only available on the Output Data Registers (TDES\_ODATARx).

Figure 45-4. PDC Mode with LOD = 1




Table 45-4 summarizes the different cases.

Table 45-4. Last Output Mode Behavior versus Start Modes

	Manual and	Auto Modes	PDC Mode		
Sequence	LOD = 0 LOD = 1		LOD = 0	LOD = 1	
DATRDY Flag Clearing Condition (1)	At least one Output Data Register must be read	At least one Input Data Register must be written	Not used	Managed by the PDC	
Encrypted/Decrypted Data Result Location	In the Output Data Registers	In the Output Data Registers	At the address specified in the Receive Pointer Register (TDES_RPR)	In the Output Data Registers	
End of Encryption/Decryption	DATRDY	DATRDY	ENDRX (or RXBUFF)	ENDTX (or TXBUFE) then DATRDY	

Note: 1. Depending on the mode, there are other ways of clearing the DATRDY flag. See "TDES Interrupt Status Register" on page 1126.



<u>Warning</u>: In PDC mode, reading to the Output Data registers before the last data transfer may lead to unpredictable results.

### 45.3.4 Security Features

#### 45.3.4.1 Unspecified Register Access Detection

When an unspecified register access occurs, the URAD bit in the TDES\_ISR is set. Its source is then reported in the Unspecified Register Access Type field (URAT). Only the last unspecified register access is available through the URAT field.

Several kinds of unspecified register accesses can occur:

- Input Data Register written during the data processing in PDC mode
- Output Data Register read during the data processing
- Mode Register written during the data processing
- Write-only register read access

The URAD bit and the URAT field can only be reset by the SWRST bit in the TDES\_CR.



# 45.4 Triple Data Encryption Standard (TDES) User Interface

Table 45-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TDES_CR	Write-only	_
0x04	Mode Register	TDES_MR	Read/Write	0x2
0x08-0x0C	Reserved	-	_	_
0x10	Interrupt Enable Register	TDES_IER	Write-only	_
0x14	Interrupt Disable Register	TDES_IDR	Write-only	_
0x18	Interrupt Mask Register	TDES_IMR	Read-only	0x0
0x1C	Interrupt Status Register	TDES_ISR	Read-only	0x0000001E
0x20	Key 1 Word Register 0	TDES_KEY1WR0	Write-only	_
0x24	Key 1 Word Register 1	TDES_KEY1WR1	Write-only	_
0x28	Key 2 Word Register 0	TDES_KEY2WR0	Write-only	_
0x2C	Key 2 Word Register 1	TDES_KEY2WR1	Write-only	_
0x30	Key 3 Word Register 0	TDES_KEY3WR0	Write-only	_
0x34	Key 3 Word Register 1	TDES_KEY3WR1	Write-only	_
0x38-0x3C	Reserved	-	_	_
0x40	Input Data Register 0	TDES_IDATAR0	Write-only	_
0x44	Input Data Register 1	TDES_IDATAR1	Write-only	_
0x48-0x4C	Reserved	-	_	_
0x50	Output Data Register 0	TDES_ODATAR0	Read-only	0x0
0x54	Output Data Register 1	TDES_ODATAR1	Read-only	0x0
0x58-0x5C	Reserved	-	_	_
0x60	Initialization Vector Register 0	TDES_IVR0	Write-only	_
0x64	Initialization Vector Register 1	TDES_IVR1	Write-only	_
0x70	XTEA Rounds Register	TDES_XTEA_RNDR	_	_
0x68-0xFC	Reserved	_	_	_
0x100-0x124	Reserved for the PDC	_	_	_



# 45.4.1 TDES Control Register

Name: TDES\_CR
Access: Write-only

31	30	29	28	27	26	25	24
_		ı	_	_		ı	_
23	22	21	20	19	18	17	16
_		ı	_	_		ı	_
15	14	13	12	11	10	9	8
_	1	ı	_	_	ı	1	SWRST
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	START

# • START: Start Processing

0: No effect

1: Starts Manual encryption/decryption process.

### • SWRST: Software Reset

0: No effect.

1: Resets the TDES. A software triggered hardware reset of the TDES interface is performed.

# 45.4.2 TDES Mode Register

Name: TDES\_MR
Access: Read/Write

31	30	29	28	27	26	25	24
_	1	1	_	_		1	_
23	22	21	20	19	18	17	16
_	-	ı	_	_		CFBS	
15	14	13	12	11	10	9	8
LOD	-	OPI	MOD	_	ı	SMOD	
7	6	5	4	3	2	1	0
_	_	_	KEYMOD	_	TDES	SMOD	CIPHER

### • CIPHER: Processing Mode

0 (DECRYPT): Decrypts data.1 (ENCRYPT): Encrypts data.

### • TDESMOD: ALGORITHM mode

Value	Name	Description
0x0	SINGLE_DES	Single DES processing using TDES_KEY1WRx registers
0x1	TRIPLE_DES	Triple DES processing using TDES_KEY1WRx, TDES_KEY2WRx and TDES_KEY3WRx registers
0x2	XTEA	XTEA processing using TDES_KEY1WRx, TDES_KEY2WRx

Values which are not listed in table must be considered as "reserved".

### • KEYMOD: Key Mode

0: Three-key algorithm is selected.

1: Two-key algorithm is selected. There is no need to write TDES\_KEY3WRx registers.

#### · SMOD: Start Mode

Value	Name	Description
0x0	MANUAL_START	Manual Mode
0x1	AUTO_START	Auto Mode
0x2	IDATARO_START	TDES_IDATAR0 access only Auto Mode

Values which are not listed in the table must be considered as "reserved".

If a PDC transfer is used, it is mandatory to set SMOD to 0x2. Refer to Section 45.3.3.2 "PDC Mode" for more details.

### • OPMOD: Operation Mode

Value	Name	Description
0x0	ECB	Electronic Code Book mode
0x1	CBC	Cipher Block Chaining mode
0x2	OFB	Output Feedback mode
0x3	CFB	Cipher Feedback mode

For CBC-MAC operating mode, please set OPMOD to CBC and LOD to 1.

The OFB and CFB modes of operation are only available if 2-key mode is selected (KEYMOD = 1).



### • LOD: Last Output Data Mode

### 0: No effect.

After each end of encryption/decryption, the output data is available either on the output data registers (Manual and Auto modes) or at the address specified in the receive buffer pointer (PDC mode).

In Manual and Auto modes, the DATRDY flag is cleared when at least one of the Output Data registers is read.

1: The DATRDY flag is cleared when at least one of the Input Data Registers is written.

No more Output Data Register reads are necessary between consecutive encryptions/decryptions (See "Last Output Data Mode" on page 1116.).

<u>Warning</u>: In PDC mode, reading to the Output Data registers before the last data encryption/decryption process may lead to unpredictable result.

#### CFBS: Cipher Feedback Data Size

Value	Name	Description
0x0	SIZE_64BIT	64-bit
0x1	SIZE_32BIT	32-bit
0x2	SIZE_16BIT	16-bit
0x3	SIZE_8BIT	8-bit



# 45.4.3 TDES Interrupt Enable Register

Name: TDES\_IER
Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	-			ı	_
23	22	21	20	19	18	17	16
_	_	ı	-			ı	_
15	14	13	12	11	10	9	8
_	_	ı	ı	ı	ı	ı	URAD
7	6	5	4	3	2	1	0
_	_	_	TXBUFE	RXBUFF	ENDTX	ENDRX	DATRDY

### • DATRDY: Data Ready Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.

### • ENDRX: End of Receive Buffer Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.

### • ENDTX: End of Transmit Buffer Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.

### • RXBUFF: Receive Buffer Full Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.

### • TXBUFE: Transmit Buffer Empty Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.

### • URAD: Unspecified Register Access Detection Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.



# 45.4.4 TDES Interrupt Disable Register

Name: TDES\_IDR
Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	-	_	1	-	_
23	22	21	20	19	18	17	16
_		ı	-	_	ı	-	_
15	14	13	12	11	10	9	8
_	-	ı	ı	_	ı	ı	URAD
7	6	5	4	3	2	1	0
_	_	-	TXBUFE	RXBUFF	ENDTX	ENDRX	DATRDY

### • DATRDY: Data Ready Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

### • ENDRX: End of Receive Buffer Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

### • ENDTX: End of Transmit Buffer Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

### • RXBUFF: Receive Buffer Full Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

### • TXBUFE: Transmit Buffer Empty Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

### • URAD: Unspecified Register Access Detection Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.



### 45.4.5 TDES Interrupt Mask Register

Name: TDES\_IMR
Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	-	_	1	-	_
23	22	21	20	19	18	17	16
_	-	ı	-	_	ı	-	_
15	14	13	12	11	10	9	8
_	_	-	-	_	-	ı	URAD
7	6	5	4	3	2	1	0
_	_	_	TXBUFE	RXBUFF	ENDTX	ENDRX	DATRDY

# DATRDY: Data Ready Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

#### • ENDRX: End of Receive Buffer Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

### ENDTX: End of Transmit Buffer Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

## • RXBUFF: Receive Buffer Full Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

### • TXBUFE: Transmit Buffer Empty Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

### URAD: Unspecified Register Access Detection Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.



### 45.4.6 TDES Interrupt Status Register

Name: TDES\_ISR
Access: Read-only

31	30	29	28	27	26	25	24
_	-	1	-			-	_
23	22	21	20	19	18	17	16
_	-	ı	-			ı	_
15	14	13	12	11	10	9	8
		URAT		1	1	ı	URAD
7	6	5	4	3	2	1	0
_	_	_	TXBUFE	RXBUFF	ENDTX	ENDRX	DATRDY

### DATRDY: Data Ready

0: Output data is not valid.

DATRDY is cleared when a Manual encryption/decryption occurs (START bit in TDES\_CR) or when a software triggered hardware reset of the TDES interface is performed (SWRST bit in TDES\_CR).

### LOD = 0 (TDES\_MR):

In Manual and Auto mode, the DATRDY flag can also be cleared when at least one of the Output Data Registers is read. In PDC mode, DATRDY is set and cleared automatically.

### LOD = 1 (TDES\_MR):

In Manual and Auto mode, the DATRDY flag can also be cleared when at least one of the Input Data Registers is written. In PDC mode, DATRDY is set and cleared automatically.

#### . ENDRX: End of RX Buffer

0: The Receive Counter Register has not reached 0 since the last write in TDES\_RCR or TDES\_RNCR.

1: The Receive Counter Register has reached 0 since the last write in TDES\_RCR or TDES\_RNCR.

Note: This flag must be used only in PDC mode with LOD bit cleared.

### . ENDTX: End of TX Buffer

0: The Transmit Counter Register has not reached 0 since the last write in TDES\_TCR or TDES\_TNCR.

1: The Transmit Counter Register has reached 0 since the last write in TDES\_TCR or TDES\_TNCR.

Note: This flag must be used only in PDC mode with LOD bit set.

#### • RXBUFF: RX Buffer Full

0: TDES\_RCR or TDES\_RNCR has a value other than 0.

1: Both TDES\_RCR and TDES\_RNCR have a value of 0.

Note: This flag must be used only in PDC mode with LOD bit cleared.

#### TXBUFE: TX Buffer Empty

0: TDES\_TCR or TDES\_TNCR has a value other than 0.

1: Both TDES\_TCR and TDES\_TNCR have a value of 0.

Note: This flag must be used only in PDC mode with LOD bit set.



<sup>1:</sup> Encryption or decryption process is completed.

# • URAD: Unspecified Register Access Detection Status

0: No unspecified register access has been detected since the last write of bit TDES\_CR.SWRST.

1: At least one unspecified register access has been detected since the last write of bit TDES\_CR.SWRST.

URAD bit is reset only by the SWRST bit in the TDES\_CR.

### • URAT: Unspecified Register Access

Value	Name	Description			
0x0	IDR_WR_PROCESSING Input Data Register written during the data processing when SMOD = 0x2 mode.				
0x1	ODR_RD_PROCESSING	Output Data Register read during the data processing.			
0x2	MR_WR_PROCESSING	Mode Register written during the data processing.			
0x3	WOR_RD_ACCESS	Write-only register read access.			

Only the last Unspecified Register Access Type is available through the URAT field.

URAT field is reset only by the SWRST bit in the TDES\_CR.



# 45.4.7 TDES Key 1 Word Register x

Name: TDES\_KEY1WRx

Access: Write-only

31	30	29	28	27	26	25	24		
	KEY1W								
23	22	21	20	19	18	17	16		
	KEY1W								
15	14	13	12	11	10	9	8		
			KE)	Y1W					
7	6	5	4	3	2	1	0		
	KEY1W								

### • KEY1W: Key 1 Word

The two 32-bit Key 1 Word Registers allow to set the 64-bit cryptographic key used for encryption/decryption.

KEY1W0 corresponds to the first word of the key and KEY1W1 to the last one.

These registers are write-only to prevent the key from being read by another application.

In XTEA mode, the key is defined on 128 bits. These registers contain the 64 LSB bits of the encryption/decryption key.

# 45.4.8 TDES Key 2 Word Register x

Name: TDES\_KEY2WRx

Access: Write-only

31	30	29	28	27	26	25	24		
	KEY2W								
23	22	21	20	19	18	17	16		
	KEY2W								
15	14	13	12	11	10	9	8		
			KE)	Y2W					
7	6	5	4	3	2	1	0		
	KEY2W								

### • KEY2W: Key 2 Word

The two 32-bit Key 2 Word Registers allow to set the 64-bit cryptographic key used for encryption/decryption.

KEY2W0 corresponds to the first word of the key and KEY2W1 to the last one.

These registers are write-only to prevent the key from being read by another application.

Note: KEY2WRx registers are not used in DES mode.

In XTEA mode, the key is defined on 128 bits. These registers contain the 64 MSB bits of the encryption/decryption key.



# 45.4.9 TDES Key 3 Word Register x

Name: TDES\_KEY3WRx

Access: Write-only

31	30	29	28	27	26	25	24	
			KE'	Y3W				
23	22	21	20	19	18	17	16	
	KEY3W							
15	14	13	12	11	10	9	8	
			KE'	Y3W				
7	6	5	4	3	2	1	0	
	KEY3W							

### • KEY3W: Key 3 Word

The two 32-bit Key 3 Word Registers allow to set the 64-bit cryptographic key used for encryption/decryption.

KEY3W0 corresponds to the first word of the key and KEY3W1 to the last one.

These registers are write-only to prevent the key from being read by another application.

Note: KEY3WRx registers are not used in DES mode, TDES with two-key algorithm selected and XTEA Mode.

# 45.4.10 TDES Input Data Register x

Name: TDES\_IDATARx

Access: Write-only

31	30	29	28	27	26	25	24		
	IDATA								
23	22	21	20	19	18	17	16		
	IDATA								
15	14	13	12	11	10	9	8		
			IDA	ATA					
7	6	5	4	3	2	1	0		
	IDATA								

# • IDATA: Input Data

The two 32-bit Input Data registers allow to set the 64-bit data block used for encryption/decryption.

IDATA0 corresponds to the first word of the data to be encrypted/decrypted, and IDATA1 to the last one.

These registers are write-only to prevent the input data from being read by another application.



# 45.4.11 TDES Output Data Register x

Name: TDES\_ODATARx

Access: Read-only

31	30	29	28	27	26	25	24	
			OD	ATA				
23	22	21	20	19	18	17	16	
	ODATA							
15	14	13	12	11	10	9	8	
			OD	ATA				
7	6	5	4	3	2	1	0	
	ODATA							

### • ODATA: Output Data

The two 32-bit Output Data registers contain the 64-bit data block which has been encrypted/decrypted. ODATA1 corresponds to the first word, ODATA2 to the last one.



# 45.4.12 TDES Initialization Vector Register x

Name: TDES\_IVRx
Access: Write-only

31	30	29	28	27	26	25	24
			I\	V			
23	22	21	20	19	18	17	16
			[\	V			
15	14	13	12	11	10	9	8
			1\	V			
7	6	5	4	3	2	1	0
			1/	V			

#### • IV: Initialization Vector

The two 32-bit Initialization Vector registers are used to set the 64-bit initialization vector data block, which is used by some modes of operation as an additional initial input.

IV1 corresponds to the first word of the Initialization Vector, IV2 to the last one.

These registers are write-only to prevent the Initialization Vector from being read by another application.

Note: These registers are not used for ECB mode and must not be written.



# 45.4.13 TDES XTEA Rounds Register

Name: TDES\_XTEA\_RNDR

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_		_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_		-	_
7	6	5	4	3	2	1	0
_	_	XTEA_RNDS					

### • XTEA\_RNDS: Number of Rounds

This 6-bit field is used to define the number of complete rounds (1 complete round = 2 Feistel rounds) processed in XTEA algorithm.

The value, XTEA\_RNDS has no effect if TDESMOD field of TDES\_MR is set to 0x0 or 0x1.

Note: 0x00 corresponds to 1 complete round, 0x01 corresponds to 2 complete rounds, etc...



# 46. Secure Hash Algorithm (SHA)

### 46.1 Description

The Secure Hash Algorithm (SHA) is compliant with the American FIPS (Federal Information Processing Standard) Publication 180-2 specification.

The 512-bit block of message is stored in 16 x 32-bit registers (SHA\_IDATAxR) which are all write-only, by software or through PDC channels.

As soon as the input data (512-bit block) is written, the hash processing may be started. The registers comprising the 512-bit block of a padded message must be entered consecutively. Then the message digest is ready to be read out on the 5 up to 8 x 32-bit output data registers (SHA ODATAXR), by software only.

### 46.2 Embedded Characteristics

- Supports Secure Hash Algorithm (SHA1 and SHA256)
- Compliant with FIPS Publication 180-2
- Configurable Processing Period:
  - 85 Clock Cycles to Maximize the Bandwidth for SHA1 or 386 Clock Cycles or Other Applications in PDC (Peripheral DMA)
  - 72 Clock Cycles to Maximize the Bandwidth for SHA256 or 265 Clock Cycles or Other Applications in PDC (Peripheral DMA)
- Connection to PDC Channel Capabilities Optimizes Data Transfers
  - One Channel for the Transmitter
  - Next Buffer Support

# 46.3 Product Dependencies

#### 46.3.1 Power Management

The SHA may be clocked through the Power Management Controller (PMC), so the programmer must first configure the PMC to enable the SHA clock.

#### 46.3.2 Interrupt

The SHA interface has an interrupt line connected to the Advanced Interrupt Controller (AIC).

Handling the SHA interrupt requires programming the AIC before configuring the SHA.



# 46.4 Functional Description

The Secure Hash Algorithm (SHA) module requires a padded message according to FIPS180-2 specification. The first block of the message must be indicated to the module. The SHA module produces a 160-bit message digest each time a block is written in SHA1 mode or a 256-bit message digest each time a block is written in SHA256 mode.

### 46.4.1 SHA Algorithm

The module can process SHA1 or SHA256 by means of a configuration bit.

### 46.4.2 Processing Period

The processing period can be configured.

The short processing period allows to allocate bandwidth to the SHA module whereas the long processing period allocates more bandwidth to other applications (example: PDC).

In SHA1 mode, the short processing period is 85 clock cycles + 2 clock cycles for start command synchronization. The long period is 326 clock cycles + 2 clock cycles.

In SHA256 mode, the short processing period is 72 clock cycles + 2 clock cycles for start command synchronization. The long period is 265 clock cycles + 2 clock cycles.

#### 46.4.3 Start Modes

The SMOD field in the SHA Mode Register (SHA\_MR) is used to select the hash processing start mode.

#### 46.4.3.1 Manual Mode

The sequence is as follows:

- Set the bit DATRDY (Data Ready) in the SHA Interrupt Enable Register (SHA\_IER), depending on whether
  an interrupt is required or not at the end of processing.
- For the first 512-bit block of a message, the FIRST command must be set by writing a 1 into the corresponding bit of the Control Register (SHA\_CR). For the other blocks, there is nothing to write in this Control Register.
- Write the 512-bit block to be processed in the Input Data Registers.
- Set the START bit in the SHA Control Register SHA\_CR to begin the processing.
- When the processing completes, the bit DATRDY in the SHA Interrupt Status Register (SHA\_ISR) raises. If an interrupt has been enabled by setting the bit DATRDY in SHA\_IER, the interrupt line of the SHA is activated.
- Repeat the write procedure for each 512-bit block, start procedure and wait for the interrupt procedure up to the last 512-bit block of the entire message. Each time the start procedure is complete, the DATRDY flag is cleared.
- After the last block is processed (DATRDY flag is set, if an interrupt has been enabled by setting the bit DATRDY in SHA\_IER, the interrupt line of the SHA is activated), read the message digest in the Output Data Registers. The DATRDY flag is automatically cleared when reading the SHA\_ODATAXR read only registers.

#### 46.4.3.2 Auto Mode

Auto Mode is similar to Manual Mode, except that in this mode, as soon as the correct number of Input Data Registers is written, processing is automatically started without any action in the control register.

#### 46.4.3.3 PDC Mode

The Peripheral Data Controller (PDC or Peripheral DMA) can be used in association with the SHA to perform the algorithm on a complete message without any action by the software during processing.

In this starting mode, the type of the data transfer is set in words:



The sequence is as follows:

- Set the Transmit Pointer Register (SHA\_TPR) to the address where the data buffer to process is stored.
- Set the Transmit Counter Registers (SHA\_TCR) to the same value. This value must be a multiple of words.

Note: The same requirements are necessary for the Next Pointer(s) and Counter(s) of the PDC (SHA\_TNPR, SHA\_TNCR).

- If not already done, set the bit ENDTX (or TXBUFF if the next pointers and counters are used) in the SHA
  Interrupt Enable Register (SHA\_IER), depending on whether an interrupt is required or not at the end of
  processing.
- If not already done, set the bit DATRDY in SHA Interrupt Enable Register (SHA\_IER).
- Enable the PDC in transmission to start the processing (SHA PTCR).
- When the processing completes, the bit ENDTX (or TXBUFF) in the SHA Interrupt Status Register (SHA\_ISR) raises. If an interrupt has been enabled by setting the corresponding in SHA\_IER, the interrupt line of the SHA is activated.
- As soon as bit ENDTX (or TXBUFF) or interrupt is triggered, the DATRDY bit or interrupt line must be triggered.
- The message digest can be read from the Output Data Registers (SHA ODATAXR read only registers).

#### 46.4.4 Security Features

When an unspecified register access occurs, the URAD bit in the Interrupt Status Register (SHA\_ISR) raises. Its source is then reported in the Unspecified Register Access Type field (URAT). Only the last unspecified register access is available through the URAT field.

Several kinds of unspecified register accesses can occur:

- Input Data Register written during the data processing in PDC mode
- Output Data Register read during the data processing
- Mode Register written during the data processing
- Write-only register read access

The URAD bit and the URAT field can only be reset by the SWRST bit in the SHA\_CR.



# 46.5 Secure Hash Algorithm (SHA) User Interface

Table 46-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	SHA_CR	Write-only	_
0x04	Mode Register	SHA_MR	Read/Write	0x1
0x08-0x0C	Reserved	_	_	_
0x10	Interrupt Enable Register	SHA_IER	Write-only	_
0x14	Interrupt Disable Register	SHA_IDR	Write-only	_
0x18	Interrupt Mask Register	SHA_IMR	Read-only	0x0
0x1C	Interrupt Status Register	SHA_ISR	Read-only	0x0000000A
0x20-0x3C	Reserved			_
0x40	Input Data 1 Register	SHA_IDATA1R	Write-only	_
0x44	Input Data 2 Register	SHA_IDATA2R	Write-only	_
0x48	Input Data 3 Register	SHA_IDATA3R	Write-only	_
0x4C	Input Data 4 Register	SHA_IDATA4R	Write-only	_
0x50	Input Data 5 Register	SHA_IDATA5R	Write-only	_
0x54	Input Data 6Register	SHA_IDATA6R	Write-only	_
0x58	Input Data 7 Register	SHA_IDATA7R	Write-only	_
0x5C	Input Data 8 Register	SHA_IDATA8R	Write-only	_
0x60	Input Data 9 Register	SHA_IDATA9R	Write-only	_
0x64	Input Data 10 Register	SHA_IDATA10R	Write-only	_
0x68	Input Data 11 Register	SHA_IDATA11R	Write-only	_
0x6C	Input Data 12 Register	SHA_IDATA12R	Write-only	_
0x70	Input Data 13 Register	SHA_IDATA13R	Write-only	_
0x74	Input Data 14 Register	SHA_IDATA14R	Write-only	_
0x78	Input Data 15 Register	SHA_IDATA15R	Write-only	_
0x7C	Input Data 16 Register	SHA_IDATA16R	Write-only	_
0x80	Output Data 1 Register	SHA_ODATA1R	Read-only	0x0
0x84	Output Data 2 Register	SHA_ODATA2R	Read-only	0x0
0x88	Output Data 3 Register	SHA_ODATA3R	Read-only	0x0
0x8C	Output Data 4 Register	SHA_ODATA4R	Read-only	0x0
0x90	Output Data 5Register	SHA_ODATA5R	Read-only	0x0
0x94	Output Data 6Register	SHA_ODATA6R	Read-only	0x0
0x98	Output Data 7Register	SHA_ODATA7R	Read-only	0x0
0x9C	Output Data 8Register	SHA_ODATA8R	Read-only	0x0
0x94-0xFC	Reserved	_	_	_
0x100-0x124	Reserved for the PDC	_	_	_



# 46.5.1 SHA Control Register

Name: SHA\_CR
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	_	_	ı	ı	_
15	14	13	12	11	10	9	8
_	_	ı	_	_	ı	ı	SWRST
7	6	5	4	3	2	1	0
_	_	_	FIRST	_	_	_	START

### • START: Start Processing

0: No effect

1: Starts Manual hash algorithm process

# • FIRST: First Block of a Message

0: No effect

1: Indicates that the next 512-block to process is the first one of a message.

### • SWRST: Software Reset

0: No effect.

1: Resets the SHA. A software triggered hardware reset of the SHA interface is performed.



# 46.5.2 SHA Mode Register

Name: SHA\_MR
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	_	_	_	ı	_
15	14	13	12	11	10	9	8
	_		_	_	_	ı	ALGO
7	6	5	4	3	2	1	0
	_		PROCDLY	_	_	SM	IOD

#### . SMOD: Start Mode

Value		Description
0	0	Manual Mode
0	1	Auto Mode
1	0	PDC Mode
1	1	Reserved

### PROCDLY: Processing Delay

0: The processing period is 85 or 72clock cycles. The bandwidth allocated for the SHA on the system bus is maximized in PDC mode.

1: The processing period is 326 or 265 clock cycles. The bandwidth allocated for the other applications on the system bus is maximized in particular when PDC mode is set to SHA.

When SHA1 algorithm is processed, processing periods are either 85 or 326 clock cycles.

When SHA256 algorithm is processed, processing periods are either 72 or 265clock cycles.

### • ALGO: SHA Algorithm

0: The SHA1 algorithm is selected.

1: The SHA256 algorithm is selected.

# 46.5.3 SHA Interrupt Enable Register

Name: SHA\_IER
Access: Write-only

31	30	29	28	27	26	25	24
_		-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	ı	_	_	ı	_	_
15	14	13	12	11	10	9	8
_	1	ı	_	_	ı	_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	TXBUFE	ENDTX	DATRDY

• DATRDY: Data Ready Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

• URAD: Unspecified Register Access Detection Interrupt Enable

0: No effect.

1: Enables the corresponding interrupt.



# 46.5.4 SHA Interrupt Disable Register

Name: SHA\_IDR
Access: Write-only

31	30	29	28	27	26	25	24
_		-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	ı	_	_	ı	_	_
15	14	13	12	11	10	9	8
_	1	ı	_	_	ı	_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	TXBUFE	ENDTX	DATRDY

• DATRDY: Data Ready Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

• URAD: Unspecified Register Access Detection Interrupt Disable

0: No effect.

1: Disables the corresponding interrupt.

# 46.5.5 SHA Interrupt Mask Register

Name: SHA\_IMR
Access: Read-only

31	30	29	28	27	26	25	24
_		_	_	_		_	_
23	22	21	20	19	18	17	16
_			_	_	ı	_	_
15	14	13	12	11	10	9	8
_	_	-	_	_		_	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	TXBUFE	ENDTX	DATRDY

• DATRDY: Data Ready Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

• URAD: Unspecified Register Access Detection Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.



### 46.5.6 SHA Interrupt Status Register

Name: SHA ISR Access: Read-only

	-						
31	30	29	28	27	26	25	24
_	_	_	_	_	ı	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	ı	_
15	14	13	12	11	10	9	8
		URAT		_	ı	ı	URAD
7	6	5	4	3	2	1	0
_	_	_	_	_	TXBUFE	ENDTX	DATRDY

### DATRDY: Data Ready

0: Output data is not valid.

1: 512-bit block process is completed.

DATRDY is cleared when a Manual process occurs (START bit in SHA\_CR) or when a software triggered hardware reset of the SHA interface is performed (SWRST bit in SHA\_CR).

#### ENDTX: End of TX Buffer

0: The Transmit Counter Register has not reached 0 since the last write in SHA\_TCR or SHA\_TNCR.

1: The Transmit Counter Register has reached 0 since the last write in SHA\_TCR or SHA\_TNCR.

### • TXBUFE: TX Buffer Empty

0: SHA\_TCR or SHA\_TNCR has a value other than 0.

1: Both SHA\_TCR and SHA\_TNCR have a value of 0.

#### URAD: Unspecified Register Access Detection Status

0: No unspecified register access has been detected since the last SWRST.

1: At least one unspecified register access has been detected since the last SWRST.

URAD bit is reset only by the SWRST bit in the SHA CR.

### URAT: Unspecified Register Access Type

	Value		Description
0	0	0	Input Data Register written during the data processing in PDC mode
0	0	1	Output Data Register read during the data processing
0	1	0	Mode Register written during the data processing
1	0	1	Write-only register read access.

Only the last Unspecified Register Access Type is available through the URAT field.

URAT field is reset only by the SWRST bit in the SHA\_CR.



# 46.5.7 SHA Input Data x Register

Name: SHA\_IDATAxR

Access: Write-only

31	30	29	28	27	26	25	24
			IDA	TAx			
23	22	21	20	19	18	17	16
	IDATAx						
15	14	13	12	11	10	9	8
			IDA	TAx			
7	6	5	4	3	2	1	0
	IDATAx						

### • IDATAx: Input Data x

The two 32-bit Input Data registers allow to set the 512-bit data block used for hash processing.

IDATA1 corresponds to the first word of the 512-bit block, and IDATA16 to the last one.

These registers are write-only to prevent the input data from being read by another application.



# 46.5.8 SHA Output Data x Register

Name: SHA\_ODATAxR

Access: Read-only

31	30	29	28	27	26	25	24
			OD/	ATAx			
23	22	21	20	19	18	17	16
	ODATAx						
15	14	13	12	11	10	9	8
			OD/	ATAx			
7	6	5	4	3	2	1	0
	ODATAx						

### • ODATAx: Output Data x

The 5 up to 8 32-bit Output Data registers contain the 160-bit or 256-bit message digest depending on the SHA algorithm selected.

ODATA1 corresponds to the first word, ODATA7 to the last one in SHA256 mode or ODATA5 is the last one in SHA1 mode.



# 47. LCD Controller (LCDC)

### 47.1 Description

The LCD Controller (LCDC) consists of logic for transferring LCD image data from an external display buffer to an LCD module with integrated common and segment drivers.

The LCD Controller supports single and double scan monochrome and color passive STN LCD modules and single scan active TFT LCD modules. On monochrome STN displays, up to 16 gray shades are supported using a time-based dithering algorithm and Frame Rate Control (FRC) method. This method is also used in color STN displays to generate up to 4096 colors.

The LCD Controller has a display input buffer (FIFO) to allow a flexible connection of the external AHB master interface, and a lookup table to allow palettized display configurations.

The LCD Controller is programmable in order to support many different requirements such as resolutions up to 2048 x 2048; pixel depth (1, 2, 4, 8, 16, 24 bits per pixel); data line width (4, 8, 16 or 24 bits) and interface timing.

The LCD Controller is connected to the ARM Advanced High Performance Bus (AHB) as a master for reading pixel data. However, the LCD Controller interfaces with the AHB as a slave in order to configure its registers.


#### 47.2 Embedded Characteristics

- Single and Dual scan color and monochrome passive STN LCD panels supported
- Single scan active TFT LCD panels supported.
- 4-bit single scan, 8-bit single or dual scan, 16-bit dual scan STN interfaces supported
- Up to 24-bit single scan TFT interfaces supported
- Up to 16 gray levels for mono STN and up to 4096 colors for color STN displays
- 1, 2 bits per pixel (palettized), 4 bits per pixel (non-palettized) for mono STN
- 1, 2, 4, 8 bits per pixel (palettized), 16 bits per pixel (non-palettized) for color STN
- 1, 2, 4, 8 bits per pixel (palettized), 16, 24 bits per pixel (non-palettized) for TFT
- Single clock domain architecture
- Resolution supported up to 2048 x 2048



# 47.3 Block Diagram

Figure 47-1. LCD Macrocell Block Diagram



# 47.4 I/O Lines Description

Table 47-1. I/O Lines Description

Name	Description	Туре
LCDCC	Contrast control signal	Output
LCDHSYNC	Line synchronous signal (STN) or Horizontal synchronous signal (TFT)	Output
LCDDOTCK	LCD clock signal (STN/TFT)	Output
LCDVSYNC	Frame synchronous signal (STN) or Vertical synchronization signal (TFT)	Output
LCDDEN	Data enable signal	Output
LCDMOD	LCD Modulation signal	Output
LCDPWR	LCD panel power enable control signal	Output
LCDD[23:0]	LCD Data Bus output	Output

# 47.5 Product Dependencies

### 47.5.1 I/O Lines

The pins used for interfacing the LCD Controller may be multiplexed with PIO lines. The programmer must first program the PIO Controller to assign the pins to their peripheral function. If I/O lines of the LCD Controller are not used by the application, they can be used for other purposes by the PIO Controller.

Table 47-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
LCDC	LCDCC	PE2	А
LCDC	LCDDEN	PE6	А
LCDC	LCDDOTCK	PE5	А
LCDC	LCDD0	PE7	А
LCDC	LCDD1	PE8	А
LCDC	LCDD2	PE7	В
LCDC	LCDD2	PE9	А
LCDC	LCDD3	PE8	В
LCDC	LCDD3	PE10	А
LCDC	LCDD4	PE9	В
LCDC	LCDD4	PE11	А
LCDC	LCDD5	PE10	В
LCDC	LCDD5	PE12	А
LCDC	LCDD6	PE11	В
LCDC	LCDD6	PE13	А
LCDC	LCDD7	PE12	В
LCDC	LCDD7	PE14	А
LCDC	LCDD8	PE15	А
LCDC	LCDD9	PE16	А



Table 47-2. I/O Lines (Continued)

Instance	Signal	I/O Line	Peripheral
LCDC	LCDD10	PE13	В
LCDC	LCDD10	PE17	А
LCDC	LCDD11	PE14	В
LCDC	LCDD11	PE18	А
LCDC	LCDD12	PE15	В
LCDC	LCDD12	PE19	А
LCDC	LCDD13	PE16	В
LCDC	LCDD13	PE20	А
LCDC	LCDD14	PE17	В
LCDC	LCDD14	PE21	А
LCDC	LCDD15	PE18	В
LCDC	LCDD15	PE22	А
LCDC	LCDD16	PE23	А
LCDC	LCDD17	PE24	А
LCDC	LCDD18	PE19	В
LCDC	LCDD18	PE25	А
LCDC	LCDD19	PE20	В
LCDC	LCDD19	PE26	А
LCDC	LCDD20	PE21	В
LCDC	LCDD20	PE27	А
LCDC	LCDD21	PE22	В
LCDC	LCDD21	PE28	А
LCDC	LCDD22	PE23	В
LCDC	LCDD22	PE29	А
LCDC	LCDD23	PE24	В
LCDC	LCDD23	PE30	А
LCDC	LCDHSYNC	PE4	А
LCDC	LCDMOD	PE1	А
LCDC	LCDPWR	PE0	А
LCDC	LCDVSYNC	PE3	Α

# 47.5.2 Power Management

The LCD Controller is not continuously clocked. The user must first enable the LCD Controller clock in the Power Management Controller before using it (PMC\_PCER).



### 47.5.3 Interrupt Sources

The LCD Controller interrupt line is connected to one of the internal sources of the Advanced Interrupt Controller. Using the LCD Controller interrupt requires prior programming of the AIC.

Table 47-3. Peripheral IDs

Instance	ID
LCDC	23

# 47.6 Functional Description

The LCD Controller consists of two main blocks (Figure 47-1 on page 1148), the DMA controller and the LCD controller core (LCDC core). The DMA controller reads the display data from an external memory through a AHB master interface. The LCD controller core formats the display data. The LCD controller core continuously pumps the pixel data into the LCD module via the LCD data bus (LCDD[23:0]); this bus is timed by the LCDDOTCK, LCDDEN, LCDHSYNC, and LCDVSYNC signals.

#### 47.6.1 DMA Controller

#### 47.6.1.1 Configuration Block

The configuration block is a set of programmable registers that are used to configure the DMA controller operation. These registers are written via the AHB slave interface. Only word access is allowed.

For details on the configuration registers, see "LCD Controller (LCDC) User Interface" on page 1174.

#### 47.6.1.2 AHB Interface

This block generates the AHB transactions. It generates undefined-length incrementing bursts as well as 4-, 8- or 16-beat incrementing bursts. The size of the transfer can be configured in the BRSTLN field of the DMAFRMCFG register. For details on this register, see "DMA Frame Configuration Register" on page 1182.

#### 47.6.1.3 Channel-U

This block stores the base address and the number of words transferred for this channel (frame in single scan mode and Upper Panel in dual scan mode) since the beginning of the frame. It also generates the end of frame signal.

It has two pointers, the base address and the number of words to transfer. When the module receives a new\_frame signal, it reloads the number of words to transfer pointer with the size of the frame/panel. When the module receives the new\_frame signal, it also reloads the base address with the base address programmed by the host

The size of the frame/panel can be programmed in the FRMSIZE field of the DMAFRMCFG Register. This size is calculated as follows:

Frame\_size = 
$$\left[\frac{X_size*Y_size}{32}\right]$$

where:

X\_size = ((LINESIZE+1)\*Bpp+PIXELOFF)/32

 $Y_size = (LINEVAL+1)$ 

- LINESIZE is the horizontal size of the display in pixels, minus 1, as programmed in the LINESIZE field of the LCDFRMCFG register of the LCD Controller.
- Bpp is the number of bits per pixel configured.
- PIXELOFF is the pixel offset for 2D addressing, as programmed in the DMA2DCFG register. Applicable only
  if 2D addressing is being used.



• LINEVAL is the vertical size of the display in pixels, minus 1, as programmed in the LINEVAL field of the LCDFRMCFG register of the LCD Controller.

Note: X\_size is calculated as an up-rounding of a division by 32. (This can also be done adding 31 to the dividend before using an integer division by 32). When using the 2D-addressing mode (see "2D Memory Addressing" on page 1172), it is important to note that the above calculation must be executed and the FRMSIZE field programmed with every movement of the displaying window, since a change in the PIXELOFF field can change the resulting FRMSIZE value.

#### 47.6.1.4 Channel-L

This block has the same functionality as Channel-U, but for the Lower Panel in dual scan mode only.

#### 47.6.1.5 Control

This block receives the request signals from the LCDC core and generates the requests for the channels.

#### 47.6.2 LCD Controller Core

#### 47.6.2.1 Configuration Block

The configuration block is a set of programmable registers that are used to configure the LCDC core operation. These registers are written via the AHB slave interface. Only word access is allowed.


The description of the configuration registers can be found in "LCD Controller (LCDC) User Interface" on page 1174.

### 47.6.2.2 Datapath

The datapath block contains five submodules: FIFO, Serializer, Palette, Dithering and Shifter. The structure of the datapath is shown in Figure 47-2.



Figure 47-2. Datapath Structure



This module transforms the data read from the memory into a format according to the LCD module used. It has four different interfaces: the input interface, the output interface, the configuration interface and the control interface.

- The input interface connects the datapath with the DMA controller. It is a dual FIFO interface with a data bus and two push lines that are used by the DMA controller to fill the FIFOs.
- The output interface is a 24-bit data bus. The configuration of this interface depends on the type of LCD used (TFT or STN, Single or Dual Scan, 4-bit, 8-bit, 16-bit or 24-bit interface).
- The configuration interface connects the datapath with the configuration block. It is used to select between the different datapath configurations.
- The control interface connects the datapath with the timing generation block. The main control signal is the data-request signal, used by the timing generation module to request new data from the datapath.

The datapath can be characterized by two parameters: initial\_latency and cycles\_per\_data. The parameter initial\_latency is defined as the number of LCDC Core Clock cycles until the first data is available at the output of the datapath. The parameter cycles\_per\_data is the minimum number of LCDC Core clock cycles between two consecutive data at the output interface.



These parameters are different for the different configurations of the LCD Controller and are shown in Table 47-4.

Table 47-4. Datapath Parameters

	Configuration			
DISTYPE	SCAN	IFWIDTH	initial_latency	cycles_per_data
TFT			9	1
STN Mono	Single	4	13	4
STN Mono	Single	8	17	8
STN Mono	Dual	8	17	8
STN Mono	Dual	16	25	16
STN Color	Single	4	11	2
STN Color	Single	8	12	3
STN Color	Dual	8	14	4
STN Color	Dual	16	15	6

#### 47.6.2.3 FIFO

The FIFO block buffers the input data read by the DMA module. It contains two input FIFOs to be used in Dual Scan configuration that are configured as a single FIFO when used in single scan configuration.

The size of the FIFOs allows a wide range of architectures to be supported.

The upper threshold of the FIFOs can be configured in the FIFOTH field of the LCDFIFO register. The LCDC core will request a DMA transfer when the number of words in each FIFO is less than FIFOTH words. To avoid overwriting in the FIFO and to maximize the FIFO utilization, the FIFOTH should be programmed with:

FIFOTH (in Words) = 512 - (2 x DMA\_BURST\_LENGTH + 3)

#### where:

- 512 is the effective size of the FIFO in Words. It is the total FIFO memory size in single scan mode and half that size in dual scan mode.
- DMA\_burst\_length is the burst length of the transfers made by the DMA in Words.

#### 47.6.2.4 Serializer

This block serializes the data read from memory. It reads words from the FIFO and outputs pixels (1 bit, 2 bits, 4 bits, 8 bits, 16 bits or 24 bits wide) depending on the format specified in the PIXELSIZE field of the LCDCON2 register. It also adapts the memory-ordering format. Both big-endian and little-endian formats are supported. They are configured in the MEMOR field of the LCDCON2 register.

The organization of the pixel data in the memory depends on the configuration and is shown in Table 47-5 and Table 47-6.

Note: For a color depth of 24 bits per pixel there are two different formats supported: packed and unpacked. The packed format needs less memory but has some limitations when working in 2D addressing mode (See "2D Memory Addressing" on page 1172.).



Table 47-5. Little Endian Memory Organization

Mem Addr				0	х3							0)	κ2							0x	(1							0:	x0			
Bit	31	30	29	28	27	26	2	5 24	23	22	2 21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
Pixel 1bpp	31	30	29	28	27	26	2	5 24	23	22	2 21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
Pixel 2bpp		15		14	1	13		12	1	1	1	0		9	8	3	7	7		6	;	5		4		3	2	2		1		0
Pixel 4bpp		-	7			(	6				5			4	1			;	3			2	2				1			C	)	
Pixel 8bpp					3							2	2							1								(	0			
Pixel 16bpp		1														(	)															
Pixel 24bpp packed		1											C	)																		
Pixel 24bpp packed								2	2															,	1							
Pixel 24bpp packed		3																		2	2											
Pixel 24bpp unpacked		not used									C	)																				

Table 47-6. Big Endian Memory Organization

Mem Addr				0	х3							0:	x2							0:	x1							(	)x0			
Bit	31	30	29	28	27	26	25	24	23	2	22 21	20	19	18	17	16	15	14	1	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Pixel 1bpp	0	1	2	3	4	5	6	7	8		9 10	11	12	13	14	15	16	17	1	18 19	20	21	22	23	24	25	26	27	28	29	30	31
Pixel 2bpp	(	0		1		2	3	3	4	4		5		6	-	7	8	3		9	1	10		11		12	1	3	1	4	1:	5
Pixel 4bpp		(	)				1				2			;	3			4	4				5			(	6			7	7	
Pixel 8bpp					0								1								2								3			
Pixel 16bpp									0																1							
Pixel 24bpp packed		0 1																														
Pixel 24bpp packed		1														2	2															
Pixel 24bpp packed					2															;	3											
Pixel 24bpp packed		4																	5													
Pixel 24bpp unpacked			not used														I	0				•										



Table 47-7. WinCE Pixel Memory Organization

Mem Addr				0)	к3							0:	x2							0:	x1							0:	x0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pixel 1bpp	24	25	26	27	28	29	30	31	16	17	18	19	20	21	22	23	8	9	10	11	12	13	14	15	0	1	2	3	4	5	6	7
Pixel 2bpp	,	12	1	3	1	4	1	5	8	3	ç	9	1	0	1	1	4	4	5	5	6	3	7	7	(	)		1	;	3	:	3
Pixel 4bpp		(	3			-	7			4	1			į	5			2	2			3				(	)			1		
Pixel 8bpp				3	3							2	2								1								0			
Pixel 16bpp	1 0																															
Pixel 24bpp packed	1							(	)																							
Pixel 24bpp packed								2	2															,	1							
Pixel 24bpp packed		3																			2											
Pixel 24bpp unpacked		not used									(	)																				

#### 47.6.2.5 Palette

This block is used to generate the pixel gray or color information in palettized configurations. The different modes with the palettized/non-palettized configuration can be found in Table 47-8. In these modes, 1, 2, 4 or 8 input bits index an entry in the lookup table. The corresponding entry in the lookup table contains the color or gray shade information for the pixel.

Table 47-8. Palette Configurations

Confi	guration	
DISTYPE	PIXELSIZE	Palette
TFT	1, 2, 4, 8	Palettized
TFT	16, 24	Non-palettized
STN Mono	1, 2	Palettized
STN Mono	4	Non-palettized
STN Color	1, 2, 4, 8	Palettized
STN Color	16	Non-palettized

The lookup table can be accessed by the host in R/W mode to allow the host to program and check the values stored in the palette. It is mapped in the LCD controller configuration memory map. The LUT is mapped as 16-bit half-words aligned at word boundaries, only word write access is allowed (the 16 MSB of the bus are not used). For the detailed memory map, see Table 47-15 on page 1174.

The lookup table contains 256 16-bit wide entries. The 256 entries are chosen by the programmer from the 2<sup>16</sup> possible combinations.



For the structure of each LUT entry, see Table 47-9.

Table 47-9. Lookup Table Structure in the Memory

Address		Data Output [15:0]	
00	Red_value_0[4:0]	Green_value_0[5:0]	Blue_value_0[4:0]
01	Red_value_1[4:0]	Green_value_1[5:0]	Blue_value_1[4:0]
FE	Red_value_254[4:0]	Green_value_254[5:0]	Blue_value_254[4:0]
FF	Red_value_255[4:0]	Green_value_255[5:0]	Blue_value_255[4:0]

In STN Monochrome, only the four most significant bits of the red value are used (16 gray shades). In STN Color, only the four most significant bits of the blue, green and red value are used (4096 colors).

In TFT mode, all the bits in the blue, green and red values are used. The LCDD unused bits are tied to 0 when TFT palettized configurations are used (LCDD[18:16], LCDD[9:8], LCDD[2:0]).

#### 47.6.2.6 Dithering

The dithering block is used to generate the shades of gray or color when the LCD Controller is used with an STN LCD Module. It uses a time-based dithering algorithm and Frame Rate Control method.

The Frame Rate Control varies the duty cycle for which a given pixel is turned on, giving the display an appearance of multiple shades. In order to reduce the flicker noise caused by turning on and off adjacent pixels at the same time, a time-based dithering algorithm is used to vary the pattern of adjacent pixels every frame. This algorithm is expressed in terms of Dithering Pattern registers (DP\_i) and considers not only the pixel gray level number, but also its horizontal coordinate.

Table 47-10 shows the correspondences between the gray levels and the duty cycle.

Table 47-10. Dithering Duty Cycle

Gray Level	Duty Cycle	Pattern Register
15	1	-
14	6/7	DP6_7
13	4/5	DP4_5
12	3/4	DP3_4
11	5/7	DP5_7
10	2/3	DP2_3
9	3/5	DP3_5
8	4/7	DP4_7
7	1/2	~DP1_2
6	3/7	~DP4_7
5	2/5	~DP3_5
4	1/3	~DP2_3
3	1/4	~DP3_4
2	1/5	~DP4_5
1	1/7	~DP6_7
0	0	-



The duty cycles for gray levels 0 and 15 are 0 and 1, respectively.

The same DP\_i register can be used for the pairs for which the sum of duty cycles is 1 (e.g., 1/7 and 6/7). The dithering pattern for the first pair member is the inversion of the one for the second.

The DP\_i registers contain a series of 4-bit patterns. The  $(3-m)^{th}$  bit of the pattern determines if a pixel with horizontal coordinate x = 4n + m (n is an integer and m ranges from 0 to 3) should be turned on or off in the current frame. The operation is shown by the examples below.

Consider the pixels a, b, c and d with the horizontal coordinates 4\*n+0, 4\*n+1, 4\*n+2 and 4\*n+3, respectively. The four pixels should be displayed in gray level 9 (duty cycle 3/5) so the register used is DP3\_5 ="1010 0101 1010 0101 1111".

The output sequence obtained in the data output for monochrome mode is shown in Table 47-11.

Table 47-11. Dithering Algorithm for Monochrome Mode

Frame Number	Pattern	Pixel a	Pixel b	Pixel c	Pixel d
N	1010	ON	OFF	ON	OFF
N+1	0101	OFF	ON	OFF	ON
N+2	1010	ON	OFF	ON	OFF
N+3	0101	OFF	ON	OFF	ON
N+4	1111	ON	ON	ON	ON
N+5	1010	ON	OFF	ON	OFF
N+6	0101	OFF	ON	OFF	ON
N+7	1010	ON	OFF	ON	OFF

Consider now color display mode and two pixels p0 and p1 with the horizontal coordinates 4\*n+0, and 4\*n+1. A color pixel is composed of three components: {R, G, B}. Pixel p0 will be displayed sending the color components {R0, G0, B0} to the display. Pixel p1 will be displayed sending the color components {R1, G1, B1}. Suppose that the data read from memory and mapped to the lookup tables corresponds to shade level 10 for the three color components of both pixels, with the dithering pattern to apply to all of them being DP2\_3 = "1101 1011 0110". Table 47-12 shows the output sequence in the data output bus for single scan configurations. (In Dual Scan Configuration, each panel data bus acts like in the equivalent single scan configuration.)

Table 47-12. Dithering Algorithm for Color Mode

Frame	Signal	Shadow Level	Bit used	Dithering Pattern	4-bit LCDD	8-bit LCDD	Output
N	red_data_0	1010	3	1101	LCDD[3]	LCDD[7]	R0
N	green_data_0	1010	2	1101	LCDD[2]	LCDD[6]	G0
N	blue_data_0	1010	1	1101	LCDD[1]	LCDD[5]	b0
N	red_data_1	1010	0	1101	LCDD[0]	LCDD[4]	R1
N	green_data_1	1010	3	1101	LCDD[3]	LCDD[3]	G1
N	blue_data_1	1010	2	1101	LCDD[2]	LCDD[2]	B1
N+1	red_data_0	1010	3	1011	LCDD[3]	LCDD[7]	R0
N+1	green_data_0	1010	2	1011	LCDD[2]	LCDD[6]	g0
N+1	blue_data_0	1010	1	1011	LCDD[1]	LCDD[5]	В0

Table 47-12. Dithering Algorithm for Color Mode (Continued)

Frame	Signal	Shadow Level	Bit used	Dithering Pattern	4-bit LCDD	8-bit LCDD	Output
N+1	red_data_1	1010	0	1011	LCDD[0]	LCDD[4]	R1
N+1	green_data_1	1010	3	1011	LCDD[3]	LCDD[3]	G1
N+1	blue_data_1	1010	2	1011	LCDD[2]	LCDD[2]	b1
N+2	red_data_0	1010	3	0110	LCDD[3]	LCDD[7]	r0
N+2	green_data_0	1010	2	0110	LCDD[2]	LCDD[6]	G0
N+2	blue_data_0	1010	1	0110	LCDD[1]	LCDD[5]	В0
N+2	red_data_1	1010	0	0110	LCDD[0]	LCDD[4]	r1
N+2	green_data_1	1010	3	0110	LCDD[3]	LCDD[3]	g1
N+2	blue_data_1	1010	2	0110	LCDD[2]	LCDD[2]	B1
	•••						

Note: Ri = red pixel component ON. Gi = green pixel component ON. Bi = blue pixel component ON. ri = red pixel component OFF. gi = green pixel component OFF. bi = blue pixel component OFF.

#### 47.6.2.7 Shifter

The FIFO, Serializer, Palette and Dithering modules process one pixel at a time in monochrome mode and three sub-pixels at a time in color mode (R,G,B components). This module packs the data according to the output interface. This interface can be programmed in the DISTYPE, SCANMOD, and IFWIDTH fields of the LDCCON3 register.

The DISTYPE field selects between TFT, STN monochrome and STN color display. The SCANMODE field selects between single and dual scan modes; in TFT mode, only single scan is supported. The IFWIDTH field configures the width of the interface in STN mode: 4-bit (in single scan mode only), 8-bit and 16-bit (in dual scan mode only).

For a more detailed description of the fields, see "LCD Controller (LCDC) User Interface" on page 1174.

For a more detailed description of the LCD Interface, see "LCD Interface" on page 1164.

#### 47.6.2.8 Time Generator

The time generator block generates the control signals LCDDOTCK, LCDHSYNC, LCDVSYNC, LCDDEN, and LCDMOD, used by the LCD module. This block is programmable in order to support different types of LCD modules and obtain the output clock signals, which are derived from the LCDC Core clock.

The LCDMOD signal provides an AC signal for the display. It is used by the LCD to alternate the polarity of the row and column voltages used to turn the pixels on and off. This prevents the liquid crystal from degradation. It can be configured to toggle every frame (bit MMODE = 0 in LCDMVAL register) or to toggle every programmable number of LCDHSYNC pulses (bit MMODE = 1, number of pulses defined in MVAL field of LCDMVAL register).

$$f_{LCD\_MOD} = \frac{f_{LCD\_HSYNC}}{2 \times (MVAL + 1)}$$

Figure 47-3 and Figure 47-4 show the timing of LCDMOD in both configurations.



Figure 47-3. Full Frame Timing, MMODE = 1, MVAL = 1




Figure 47-4. Full Frame Timing, MMODE = 0



The LCDDOTCK signal is used to clock the data into the LCD drivers' shift register. The data is sent through LCDD[23:0] synchronized by default with LCDDOTCK falling edge (rising edge can be selected). The CLKVAL field of LCDCON1 register controls the rate of this signal. The divisor can also be bypassed with the BYPASS bit in the LCDCON1 register. In this case, the rate of LCDDOTCK is equal to the frequency of the LCDC Core clock. The minimum period of the LCDDOTCK signal depends on the configuration. This information can be found in Table 47-13.

$$f_{LCDDOTCK} = \frac{f_{LCDC\_clock}}{CLKVAL + 1}$$

The LCDDOTCK signal has two different timings that are selected with the CLKMOD field of the LCDCON2 register:

- Always Active (used with TFT LCD Modules)
- Active only when data is available (used with STN LCD Modules)

Table 47-13. Minimum LCDDOTCK Period in LCDC Core Clock Cycles

	Configurati	on	
DISTYPE	SCAN	IFWIDTH	LCDDOTCK Period
TFT			1
STN Mono	Single	4	4
STN Mono	Single	8	8
STN Mono	Dual	8	8
STN Mono	Dual	16	16
STN Color	Single	4	2
STN Color	Single	8	2
STN Color	Dual	8	4
STN Color	Dual	16	6

The LCDDEN signal indicates valid data in the LCD Interface.

After each horizontal line of data has been shifted into the LCD, the LCDHSYNC is asserted to cause the line to be displayed on the panel.

The following timing parameters can be configured:

- Vertical to Horizontal Delay (VHDLY): The delay between the falling edge of LCDVSYNC and the generation
  of LCDHSYNC is configurable in the VHDLY field of the LCDTIM1 register. The delay is equal to (VHDLY+1)
  LCDDOTCK cycles.
- Horizontal Pulse Width (HPW): The LCDHSYNC pulse width is configurable in HPW field of LCDTIM2 register. The width is equal to (HPW + 1) LCDDOTCK cycles.
- Horizontal Back Porch (HBP): The delay between the LCDHSYNC falling edge and the first LCDDOTCK
  rising edge with valid data at the LCD Interface is configurable in the HBP field of the LCDTIM2 register. The
  delay is equal to (HBP+1) LCDDOTCK cycles.
- Horizontal Front Porch (HFP): The delay between end of valid data and the generation of the next LCDHSYNC is configurable in the HFP field of the LCDTIM2 register. The delay is equal to (HFP+VHDLY+2) LCDDOTCK cycles.

There is a limitation in the minimum values of VHDLY, HPW and HBP parameters imposed by the initial latency of the datapath. The total delay in LCDC clock cycles must be higher than or equal to the latency column in Table 47-4 on page 1154. This limitation is given by the following formula:

#### **Equation 1**

(VHDLY + HPW + HBP + 3) × PCLK PERIOD ≥ DPATH LATENCY

#### where:

- VHDLY, HPW, HBP are the value of the fields of LCDTIM1 and LCDTIM2 registers
- PCLK\_PERIOD is the period of LCDDOTCK signal measured in LCDC Clock cycles
- DPATH\_LATENCY is the datapath latency of the configuration, given in Table 47-4 on page 1154

The LCDVSYNC is asserted once per frame. This signal is asserted to cause the LCD's line pointer to start over at the top of the display. The timing of this signal depends on the type of LCD: STN or TFT LCD.

In STN mode, the high phase corresponds to the complete first line of the frame. In STN mode, this signal is synchronized with the first active LCDDOTCK rising edge in a line.

In TFT mode, the high phase of this signal starts at the beginning of the first line. The following timing parameters can be selected:

- Vertical Pulse Width (VPW): LCDVSYNC pulse width is configurable in VPW field of the LCDTIM1 register. The pulse width is equal to (VPW+1) lines.
- Vertical Back Porch: Number of inactive lines at the beginning of the frame is configurable in VBP field of LCDTIM1 register. The number of inactive lines is equal to VBP. This field should be programmed with 0 in STN Mode
- Vertical Front Porch: Number of inactive lines at the end of the frame is configurable in VFP field of LCDTIM2 register. The number of inactive lines is equal to VFP. This field should be programmed with 0 in STN mode.

There are two other parameters to configure in this module, the HOZVAL and the LINEVAL fields of the LCDFRMCFG:

- HOZVAL configures the number of active LCDDOTCK cycles in each line. The number of active cycles in each line is equal to (HOZVAL+1) cycles. The minimum value of this parameter is 1.
- LINEVAL configures the number of active lines per frame. This number is equal to (LINEVAL+1) lines. The minimum value of this parameter is 1.



Figure 47-5, Figure 47-6 and Figure 47-7 show the timing of LCDDOTCK, LCDDEN, LCDHSYNC and LCDVSYNC signals:

Figure 47-5. STN Panel Timing, CLKMOD 0




Figure 47-6. TFT Panel Timing, CLKMOD = 0, VPW = 2, VBP = 2, VFP = 1





Figure 47-7. TFT Panel Timing (Line Expanded View), CLKMOD = 1



Usually the LCD\_FRM rate is about 70 Hz to 75 Hz. It is given by the following equation:

$$\frac{1}{f_{LCDVSYNC}} = \left(\frac{VHDLY + HPW + HBP + HOZVAL + HFP + (4)}{f_{LCDDOTCK}}\right)(VBP + LINEVAL + VFP + 1)$$

#### where:

- HOZVAL determines de number of LCDDOTCK cycles per line
- LINEVAL determines the number of LCDHSYNC cycles per frame, according to the expressions shown below:

In STN Mode:

$$HOZVAL = \frac{Horizontal\_display\_size}{Number\_data\_lines} - 1$$

In monochrome mode, Horizontal\_display\_size is equal to the number of horizontal pixels. The number\_data\_lines is equal to the number of bits of the interface in single scan mode; number\_data\_lines is equal to half the bits of the interface in dual scan mode.

In color mode, Horizontal\_display\_size equals three times the number of horizontal pixels.

In TFT Mode:

The frame rate equation is used first without considering the clock periods added at the end beginning or at the end of each line to determine, approximately, the LCDDOTCK rate:

$$f_{lcd\_pclk} = (HOZVAL + 5) \times (f_{lcd\_vsync} \times (LINEVAL + 1))$$

With this value, the CLKVAL is fixed, as well as the corresponding LCDDOTCK rate.

Then select VHDLY, HPW and HBP according to the type of LCD used and "Equation 1" on page 1161.

Finally, the frame rate is adjusted to 70–75 Hz with the HFP value:

$$\text{HFP} \ = \ f_{\text{LCDDOTCK}} \times \left[ \frac{1}{f_{\text{LCDVSYNC}} \times \left( \text{LINEVAL} + \text{VBP} + \text{VFP} + 1 \right)} \right] - \left( \text{VHDLY} + \text{HPW} + \text{HPB} + \text{HOZVAL} + 4 \right)$$

The line counting is controlled by the read-only field LINECNT of LCDCON1 register. The LINECNT field decreases by one unit at each falling edge of LCDHSYNC.



#### 47.6.2.9 Display

This block is used to configure the polarity of the data and control signals. The polarity of all clock signals can be configured by LCDCON2[12:8] register setting.

This block also generates the lcd\_pwr signal internally used to control the state of the LCD pins and to turn on and off by software the LCD module.

It is also available on the LCDPWR pin.

This signal is controlled by the PWRCON register and respects the number of frames configured in the GUARD\_TIME field of PWRCON register (PWRCON[7:1]) between the write access to LCD\_PWR field (PWRCON[0]) and the activation/deactivation of lcd\_pwr signal.

The minimum value for the GUARD\_TIME field is one frame. This gives the DMA Controller enough time to fill the FIFOs before the start of data transfer to the LCD.

#### 47.6.2.10 PWM

This block generates the LCD contrast control signal (LCDCC) to make possible the control of the display's contrast by software. This is an 8-bit PWM (Pulse Width Modulation) signal that can be converted to an analog voltage with a simple passive filter.

The PWM module has a free-running counter whose value is compared against a compare register (CONSTRAST\_VAL register). If the value in the counter is less than that in the register, the output brings the value of the polarity (POL) bit in the PWM control register: CONTRAST\_CTR. Otherwise, the opposite value is output. Thus, a periodic waveform with a pulse width proportional to the value in the compare register is generated.

Due to the comparison mechanism, the output pulse has a width between zero and 255 PWM counter cycles. Thus by adding a simple passive filter outside the chip, an analog voltage between 0 and (255/256) × VDD can be obtained (for the positive polarity case, or between (1/256) × VDD and VDD for the negative polarity case). Other voltage values can be obtained by adding active external circuitry.

For PWM mode, the frequency of the counter can be adjusted to four different values using field PS of CONTRAST CTR.

#### 47.6.3 LCD Interface

The LCD Controller interfaces with the LCD Module through the LCD Interface (Table 47-14 on page 1169). The Controller supports the following interface configurations: 24-bit TFT single scan, 16-bit STN Dual Scan Mono (Color), 8-bit STN Dual (Single) Scan Mono (Color), 4-bit single scan Mono (Color).

A 4-bit single scan STN display uses 4 parallel data lines to shift data to successive single horizontal lines one at a time until the entire frame has been shifted and transferred. The 4 LSB pins of LCD Data Bus (LCDD [3:0]) can be directly connected to the LCD driver; the 20 MSB pins (LCDD [23:4]) are not used.

An 8-bit single scan STN display uses 8 parallel data lines to shift data to successive single horizontal lines one at a time until the entire frame has been shifted and transferred. The 8 LSB pins of LCD Data Bus (LCDD [7:0]) can be directly connected to the LCD driver; the 16 MSB pins (LCDD [23:8]) are not used.

An 8-bit Dual Scan STN display uses two sets of 4 parallel data lines to shift data to successive upper and lower panel horizontal lines one at a time until the entire frame has been shifted and transferred. The bus LCDD[3:0] is connected to the upper panel data lines and the bus LCDD[7:4] is connected to the lower panel data lines. The rest of the LCD Data Bus lines (LCDD[23:8]) are not used.

A 16-bit Dual Scan STN display uses two sets of 8 parallel data lines to shift data to successive upper and lower panel horizontal lines one at a time until the entire frame has been shifted and transferred. The bus LCDD[7:0] is connected to the upper panel data lines and the bus LCDD[15:8] is connected to the lower panel data lines. The rest of the LCD Data Bus lines (LCDD[23:16]) are not used.

STN Mono displays require one bit of image data per pixel. STN Color displays require three bits (Red, Green and Blue) of image data per pixel, resulting in a horizontal shift register of length three times the number of pixels per



horizontal line. This RGB or Monochrome data is shifted to the LCD driver as consecutive bits via the parallel data lines.

A TFT single scan display uses up to 24 parallel data lines to shift data to successive horizontal lines one at a time until the entire frame has been shifted and transferred. The 24 data lines are divided in three bytes that define the color shade of each color component of each pixel. The LCDD bus is split as LCDD[23:16] for the blue component, LCDD[15:8] for the green component and LCDD[7:0] for the red component. If the LCD Module has lower color resolution (fewer bits per color component), only the most significant bits of each component are used.

All these interfaces are shown in Figure 47-8 to Figure 47-12.

Figure 47-8 shows the 24-bit single scan TFT display timing.

Figure 47-9 shows the 4-bit single scan STN display timing for monochrome and color modes.

Figure 47-10 on page 1166 shows the 8-bit single scan STN display timing for monochrome and color modes.

Figure 47-11 on page 1167 shows the 8-bit Dual Scan STN display timing for monochrome and color modes.

Figure 47-12 on page 1168 shows the 16-bit Dual Scan STN display timing for monochrome and color modes.

Figure 47-8. TFT Timing (First Line Expanded View)




Figure 47-9. Single Scan Monochrome and Color 4-bit Panel Timing (First Line Expanded View)






Figure 47-10. Single Scan Monochrome and Color 8-bit Panel Timing (First Line Expanded View)




Figure 47-11. Dual Scan Monochrome and Color 8-bit Panel Timing (First Line Expanded View)






Figure 47-12. Dual Scan Monochrome and Color 16-bit Panel Timing (First Line Expanded View)




Table 47-14. LCD Signal Multiplexing

I CD Date	4-bit STN Single Scan	8-bit STN Single Scan	8-bit STN Dual Scan	16-bit STN Dual Scan		
LCD Data Bus	(mono, color)	(mono, color)	(mono, color)	(mono, color)	24-bit TFT	16-bit TFT
LCDD[23]					LCD_BLUE7	LCD_BLUE4
LCDD[22]					LCD_BLUE6	LCD_BLUE3
LCDD[21]					LCD_BLUE5	LCD_BLUE2
LCDD[20]					LCD_BLUE4	LCD_BLUE1
LCDD[19]					LCD_BLUE3	LCD_BLUE0
LCDD[18]					LCD_BLUE2	
LCDD[17]					LCD_BLUE1	
LCDD[16]					LCD_BLUE0	
LCDD[15]				LCDLP7	LCD_GREEN7	LCD_GREEN5
LCDD[14]				LCDLP6	LCD_GREEN6	LCD_GREEN4
LCDD[13]				LCDLP5	LCD_GREEN5	LCD_GREEN3
LCDD[12]				LCDLP4	LCD_GREEN4	LCD_GREEN2
LCDD[11]				LCDLP3	LCD_GREEN3	LCD_GREEN1
LCDD[10]				LCDLP2	LCD_GREEN2	LCD_GREEN0
LCDD[9]				LCDLP1	LCD_GREEN1	
LCDD[8]				LCDLP0	LCD_GREEN0	
LCDD[7]		LCD7	LCDLP3	LCDUP7	LCD_RED7	LCD_RED4
LCDD[6]		LCD6	LCDLP2	LCDUP6	LCD_RED6	LCD_RED3
LCDD[5]		LCD5	LCDLP1	LCDUP5	LCD_RED5	LCD_RED2
LCDD[4]		LCD4	LCDLP0	LCDUP4	LCD_RED4	LCD_RED1
LCDD[3]	LCD3	LCD3	LCDUP3	LCDUP3	LCD_RED3	LCD_RED0
LCDD[2]	LCD2	LCD2	LCDUP2	LCDUP2	LCD_RED2	
LCDD[1]	LCD1	LCD1	LCDUP1	LCDUP1	LCD_RED1	
LCDD[0]	LCD0	LCD0	LCDUP0	LCDUP0	LCD_RED0	



## 47.7 Interrupts

The LCD Controller generates six different IRQs. All the IRQs are synchronized with the internal LCD Core Clock. The IRQs are:

- DMA Memory error IRQ. Generated when the DMA receives an error response from an AHB slave while it is doing a data transfer.
- FIFO underflow IRQ. Generated when the Serializer tries to read a word from the FIFO when the FIFO is empty.
- FIFO overwrite IRQ. Generated when the DMA Controller tries to write a word in the FIFO while the FIFO is full
- DMA end of frame IRQ. Generated when the DMA controller updates the Frame Base Address pointers.
   This IRQ can be used to implement a double-buffer technique. For more information, see "Double-buffer Technique" on page 1171.
- End of Line IRQ. This IRQ is generated when the LINEBLANK period of each line is reached and the DMA Controller is in inactive state.
- End of Last Line IRQ. This IRQ is generated when the LINEBLANK period of the last line of the current frame is reached and the DMA Controller is in inactive state.

Each IRQ can be individually enabled, disabled or cleared, in the LCD\_IER (Interrupt Enable Register), LCD\_IDR (Interrupt Disable Register) and LCD\_ICR (Interrupt Clear Register) registers. The LCD\_IMR contains the mask value for each IRQ source and the LDC\_ISR contains the status of each IRQ source. A more detailed description of these registers can be found in "LCD Controller (LCDC) User Interface" on page 1174.

## 47.8 Configuration Sequence

The DMA Controller starts to transfer image data when the LCDC Core is activated (Write to LCD\_PWR field of PWRCON register). Thus, the user should configure the LCDC Core and configure and enable the DMA Controller prior to activation of the LCD Controller. In addition, the image data to be shows should be available when the LCDC Core is activated, regardless of the value programmed in the GUARD\_TIME field of the PWRCON register.

To disable the LCD Controller, the user should disable the LCDC Core and then disable the DMA Controller. The user should not enable LIP again until the LCDC Core is in IDLE state. This is checked by reading the LCD\_BUSY bit in the PWRCON register.

The initialization sequence that the user should follow to make the LCDC work is:

- Create or copy the first image to show in the display buffer memory.
- If a palettized mode is used, create and store a palette in the internal LCD Palette memory (See "Palette" on page 1156.
- Configure the LCD Controller Core without enabling it:
  - LCDCON1 register: Program the CLKVAL and BYPASS fields: these fields control the pixel clock divisor that is used to generate the pixel clock LCDDOTCK. The value to program depends on the LCD Core clock and on the type and size of the LCD Module used. There is a minimum value of the LCDDOTCK clock period that depends on the LCD Controller Configuration, this minimum value can be found in Table 47-13 on page 1160. The equations that are used to calculate the value of the pixel clock divisor can be found at the end of the section "Time Generator" on page 1159.
  - LCDCON2 register: Program its fields following their descriptions in the LCD Controller User Interface section below and considering the type of LCD module used and the desired working mode. Consider that not all combinations are possible.
  - LCDTIM1 and LCDTIM2 registers: Program their fields according to the datasheet of the LCD module
    used and with the help of the "Time Generator" on page 1159. Note that some fields are not applicable
    to STN modules and must be programmed with 0 values. Note also that there is a limitation on the
    minimum value of VHDLY, HPW, HBP that depends on the configuration of the LCDC.



- LCDFRMCFG register: program the dimensions of the LCD module used.
- LCDFIFO register: To program it, use the formula in section "FIFO" on page 1154.
- LCDMVAL register: Its configuration depends on the LCD Module used and should be tuned to improve the image quality in the display (See "Time Generator" on page 1159.)
- DP1\_2 to DP6\_7 registers: they are only used for STN displays. They contain the dithering patterns used to generate gray shades or colors in these modules. They are loaded with recommended patterns at reset, so it is not necessary to write anything on them. They can be used to improve the image quality in the display by tuning the patterns in each application.
- PWRCON Register: this register controls the power-up sequence of the LCD, so take care to use it properly. Do not enable the LCD (writing a 1 in LCD\_PWR field) until the previous steps and the configuration of the DMA have been finished.
- CONTRAST\_CTR and CONTRAST\_VAL: use this registers to adjust the contrast of the display, when the LCDCC line is used.
- Configure the DMA Controller. The user should configure the base address of the display buffer memory, the size of the AHB transaction and the size of the display image in memory. When the DMA is configured the user should enable the DMA. To do so the user should configure the following registers:
  - DMABADDR1 and DMABADDR2 registers: In single scan mode only DMABADDR1 register must be configured with the base address of the display buffer in memory. In dual scan mode DMABADDR1 should be configured with the base address of the Upper Panel display buffer and DMABADDR2 should be configured with the base address of the Lower Panel display buffer.
  - DMAFRMCFG register: Program the FRMSIZE field. Note that in dual scan mode the vertical size to
    use in the calculation is that of each panel. Respect to the BRSTLN field, a recommended value is a 4word burst.
  - DMACON register: Once both the LCD Controller Core and the DMA Controller have been configured, enable the DMA Controller by writing a "1" to the DMAEN field of this register. If using a dual scan module or the 2D addressing feature, do not forget to write the DMAUPDT bit after every change to the set of DMA configuration values.
  - DMA2DCFG register: Required only in 2D memory addressing mode (see "2D Memory Addressing" on page 1172).
- Finally, enable the LCD Controller Core by writing a "1" in the LCD\_PWR field of the PWRCON register and do any other action that may be required to turn the LCD module on.

# 47.9 Double-buffer Technique

The double-buffer technique is used to avoid flickering while the frame being displayed is updated. Instead of using a single buffer, there are two different buffers, the back buffer (background buffer) and the primary buffer (the buffer being displayed).

The host updates the back buffer while the LCD Controller is displaying the primary buffer. When the back buffer has been updated the host updates the DMA Base Address registers.

When using a Dual Panel LCD Module, both base address pointers should be updated in the same frame. There are two possibilities:

- Check the DMAFRMPTx register to ensure that there is enough time to update the DMA Base Address registers before the end of frame.
- Update the Frame Base Address Registers when the End Of Frame IRQ is generated.

Once the host has updated the Frame Base Address Registers and the next DMA end of frame IRQ arrives, the back buffer and the primary buffer are swapped and the host can work with the new back buffer.


When using a dual-panel LCD module, both base address pointers should be updated in the same frame. In order to achieve this, the DMAUPDT bit in DMACON register must be used to validate the new base address.



## 47.10 2D Memory Addressing

The LCDC can be configured to work on a frame buffer larger than the actual screen size. By changing the values in a few registers, it is easy to move the displayed area along the frame buffer width and height.

Figure 47-13. Frame Buffer Addressing



In order to locate the displayed window within a larger frame buffer, the software must:

- Program the DMABADDR1 (DMABADDR2) register(s) to make them point to the word containing the first pixel of the area of interest.
- Program the PIXELOFF field of DMA2DCFG register to specify the offset of this first pixel within the 32-bit memory word that contains it.
- Define the width of the complete frame buffer by programming in the field ADDRINC of DMA2DCFG register the address increment between the last word of a line and the first word of the next line (in number of 32-bit words).
- Enable the 2D addressing mode by writing the DMA2DEN bit in DMACON register. If this bit is not activated, the values in the DMA2DCFG register are not considered and the controller assumes that the displayed area occupies a continuous portion of the memory.

The above configuration can be changed frame to frame, so the displayed window can be moved rapidly. Note that the FRMSIZE field of DMAFRMCFG register must be updated with any movement of the displaying window. Note also that the software must write bit DMAUPDT in DMACON register after each configuration for it to be accepted by LCDC.

Note: In 24 bpp packed mode, the DMA base address must point to a word containing a complete pixel (possible values of PIXELOFF are 0 and 8). This means that the horizontal origin of the displaying window must be a multiple of 4 pixels or a multiple of 4 pixels minus 1 (x = 4n or x = 4n-1, valid origins are pixel 0,3,4,7,8,11,12, etc.).



# 47.11 Register Configuration Guide

Program the PIO Controller to enable LCD signals.

Enable the LCD controller clock in the Power Management Controller.

## 47.11.1 STN Mode Example

STN color(R,G,B) 320\*240, 8-bit single scan, 70 frames/sec, Master clock = 60 MHz Data rate: 320\*240\*70\*3/8 = 2.016 MHz HOZVAL = ((3\*320)/8) - 1 LINEVAL = 240 - 1 CLKVAL = (60 MHz/2.016 MHz) - 1 = 29 LCDCON1 = CLKVAL << 12 LCDCON2 = LITTLEENDIAN | SINGLESCAN | STNCOLOR | DISP8BIT| PS8BPP; LCDTIM1 = 0; LCDTIM2 =  $10 \mid (10 << 21)$ ; LCDFRMCFG =  $(HOZVAL << 21) \mid LINEVAL$ ; LCDMVAL = 0x800000004;

## 47.11.2 TFT Mode Example

This example is based on the NEC TFT color LCD module NL6448BC20-08.

TFT 640\*480, 16-bit single scan, 60 frames/sec, pixel clock frequency = [21 MHz..29 MHz] with a typical value = 25.175 MHz.

The Master clock must be (n + 1)\*pixel clock frequency

DMAFRMCFG = (7 << 24) + (320 \* 240 \* 8) / 32;

HOZVAL = 640 - 1

LINEVAL = 480 - 1

If Master clock is 100 MHz

CLKVAL = (100 MHz / 25.175 MHz) - 1 = 3

VFP = (12 -1), VBP = (31-1), VPW = (2-1), VHDLY = (2-1)

HFP = (16-1), HBP = (48-1), HPW = (96-1)

LCDCON1 = CLKVAL << 12

LCDCON2 = LITTLEENDIAN | CLKMOD | INVERT\_CLK | INVERT\_LINE | INVERT\_FRM | PS16BPP | SINGLESCAN | TFT

LCDTIM1 = VFP | (VBP << 8) | (VPW << 16) | (VHDLY << 24)

LCDTIM2 = HBP | (HPW << 8) | (HFP << 21)

LCDFRMCFG = (HOZVAL << 21) | LINEVAL

LCDMVAL = 0

DMAFRMCFG =  $(7 \ll 24) + (640 * 480 * 16) / 32$ ;



# 47.12 LCD Controller (LCDC) User Interface

Table 47-15. Register Mapping

Offset	Register	Name	Access	Reset
0x0	DMA Base Address Register 1	DMABADDR1	Read/Write	0x00000000
0x4	DMA Base Address Register 2	DMABADDR2	Read/Write	0x00000000
0x8	DMA Frame Pointer Register 1	DMAFRMPT1	Read-only	0x00000000
0xC	DMA Frame Pointer Register 2	DMAFRMPT2	Read-only	0x00000000
0x10	DMA Frame Address Register 1	DMAFRMADD1	Read-only	0x00000000
0x14	DMA Frame Address Register 2	DMAFRMADD2	Read-only	0x00000000
0x18	DMA Frame Configuration Register	DMAFRMCFG	Read/Write	0x00000000
0x1C	DMA Control Register	DMACON	Read/Write	0x00000000
0x20	DMA Control Register	DMA2DCFG	Read/Write	0x00000000
0x800	LCD Control Register 1	LCDCON1	Read/Write	0x00002000
0x804	LCD Control Register 2	LCDCON2	Read/Write	0x00000000
0x808	LCD Timing Register 1	LCDTIM1	Read/Write	0x00000000
0x80C	LCD Timing Register 2	LCDTIM2	Read/Write	0x00000000
0x810	LCD Frame Configuration Register	LCDFRMCFG	Read/Write	0x00000000
0x814	LCD FIFO Register	LCDFIFO	Read/Write	0x00000000
0x818	LCDMOD Toggle Rate Value Register	LCDMVAL	Read/Write	0x00000000
0x81C	Dithering Pattern DP1_2	DP1_2	Read/Write	0xA5
0x820	Dithering Pattern DP4_7	DP4_7	Read/Write	0x5AF0FA5
0x824	Dithering Pattern DP3_5	DP3_5	Read/Write	0xA5A5F
0x828	Dithering Pattern DP2_3	DP2_3	Read/Write	0xA5F
0x82C	Dithering Pattern DP5_7	DP5_7	Read/Write	0xFAF5FA5
0x830	Dithering Pattern DP3_4	DP3_4	Read/Write	0xFAF5
0x834	Dithering Pattern DP4_5	DP4_5	Read/Write	0xFAF5F
0x838	Dithering Pattern DP6_7	DP6_7	Read/Write	0xF5FFAFF
0x83C	Power Control Register	PWRCON	Read/Write	0x0000000E
0x840	Contrast Control Register	CONTRAST_CTR	Read/Write	0x00000000
0x844	Contrast Value Register	CONTRAST_VAL	Read/Write	0x00000000
0x848	LCD Interrupt Enable Register	LCD_IER	Write-only	_
0x84C	LCD Interrupt Disable Register	LCD_IDR	Write-only	_
0x850	LCD Interrupt Mask Register	LCD_IMR	Read-only	0x0
0x854	LCD Interrupt Status Register	LCD_ISR	Read-only	0x0
0x858	LCD Interrupt Clear Register	LCD_ICR	Write-only	_
0x860	LCD Interrupt Test Register	LCD_ITR	Write-only	_
0x864	LCD Interrupt Raw Status Register	LCD_IRR	Read-only	0
0x8E4	Write Protection Control Register	LCD_WPCR	Read/Write	0

Table 47-15. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x8E8	Write Protection Status Register	LCD_WPSR	Read-only	0
0xC00	Palette entry 0	LUT ENTRY 0	Read/Write	
0xC04	Palette entry 1	LUT ENTRY 1	Read/Write	
0xC08	Palette entry 2	LUT ENTRY 2	Read/Write	
0xC0C	Palette entry 3	LUT ENTRY 3	Read/Write	
0xFFC	Palette entry 255	LUT ENTRY 255	Read/Write	



# 47.12.1 DMA Base Address Register 1

Name: DMABADDR1
Address: 0x00500000
Access: Read/Write

31	30	29	28	27	26	25	24		
	BADDR-U								
23	22	21	20	19	18	17	16		
	BADDR-U								
15	14	13	12	11	10	9	8		
	BADDR-U								
7	6	5	4	3	2	1	0		
		BADI	DR-U			0	0		

## • BADDR-U

Base Address for the upper panel in dual scan mode. Base Address for the complete frame in single scan mode.

If a dual scan configuration is selected in LCDCON2 register or bit DMA2DEN in register DMACON is set, the bit DMAUPDT in that same register must be written after writing any new value to this field in order to make the DMA controller use this new value.

# 47.12.2 DMA Base Address Register 2

Name: DMABADDR2
Address: 0x00500004
Access: Read/Write

31	30	29	28	27	26	25	24		
	BADDR-L								
23	22	21	20	19	18	17	16		
	BADDR-L								
15	14	13	12	11	10	9	8		
	BADDR-L								
7	6	5	4	3	2	1	0		
	BADDR-L								

## • BADDR-L

Base Address for the lower panel in dual scan mode only.

If a dual scan configuration is selected in LCDCON2 register or bit DMA2DEN in register DMACON is set, the bit DMAUPDT in that same register must be written after writing any new value to this field in order to make the DMA controller use this new value.



# 47.12.3 DMA Frame Pointer Register 1

Name: DMAFRMPT1
Address: 0x00500008

Access:	Read-only

31	30	29	28	27	26	25	24		
_	_	_	-	_	_	_	_		
23	22	21	20	19	18	17	16		
_	FRMPT-U								
15	14	13	12	11	10	9	8		
	FRMPT-U								
7	6	5	4	3	2	1	0		
			FRM	PT-U					

## • FRMPT-U

Current value of frame pointer for the upper panel in dual scan mode. Current value of frame pointer for the complete frame in single scan mode. Down count from FRMSIZE to 0.

Note: This register is read-only and contains the current value of the frame pointer (number of words to the end of the frame). It can be used as an estimation of the number of words transferred from memory for the current frame.

# 47.12.4 DMA Frame Pointer Register 2

Name: DMAFRMPT2 Address: 0x0050000C

rtodd only	Access:	Read-only
------------	---------	-----------

31	30	29	28	27	26	25	24		
_	_	_	_	_	_	_	_		
23	22	21	20	19	18	17	16		
-				FRMPT-L					
15	14	13	12	11	10	9	8		
	FRMPT-L								
7	6	5	4	3	2	1	0		
	FRMPT-L								

## • FRMPT-L

Current value of frame pointer for the Lower panel in dual scan mode only. Down count from FRMSIZE to 0.

Note: This register is read-only and contains the current value of the frame pointer (number of words to the end of the frame). It can be used as an estimation of the number of words transferred from memory for the current frame.



# 47.12.5 DMA Frame Address Register 1

Name: DMAFRMADD1
Address: 0x00500010
Access: Read-only

31	30	29	28	27	26	25	24			
	FRMADD-U									
23	22	21	20	19	18	17	16			
	FRMADD-U									
15	14	13	12	11	10	9	8			
	FRMADD-U									
7	6	5	4	3	2	1	0			
	FRMADD-U									

## • FRMADD-U

Current value of frame address for the upper panel in dual scan mode. Current value of frame address for the complete frame in single scan.

Note: This register is read-only and contains the current value of the last DMA transaction in the bus for the panel/frame.

# 47.12.6 DMA Frame Address Register 2

Name: DMAFRMADD2 Address: 0x00500014

Access: Read-only

31	30	29	28	27	26	25	24			
	FRMADD-L									
23	22	21	20	19	18	17	16			
	FRMADD-L									
15	14	13	12	11	10	9	8			
	FRMADD-L									
7	6	5	4	3	2	1	0			
	FRMADD-L									

## • FRMADD-L

Current value of frame address for the lower panel in single scan mode only.

Note: This register is read-only and contains the current value of the last DMA transaction in the bus for the panel.



# 47.12.7 DMA Frame Configuration Register

Name: DMAFRMCFG
Address: 0x00500018
Access: Read/Write

31	30	29	28	27	26	25	24		
_				BRSTLN					
23	22	21	20	19	18	17	16		
_				FRMSIZE					
15	14	13	12	11	10	9	8		
	FRMSIZE								
7	6	5	4	3	2	1	0		
	FRMSIZE								

## • FRMSIZE: Frame Size

In single scan mode, this is the frame size in words. In dual scan mode, this is the size of each panel.

If a dual scan configuration is selected in LCDCON2 register or bit DMA2DEN in register DMACON is set, the bit DMAUPDT in that same register must be written after writing any new value to this field in order to make the DMA controller use this new value.

## • BRSTLN: Burst Length in Words

Program with the desired burst length - 1

## 47.12.8 DMA Control Register

Name: DMACON
Address: 0x0050001C
Access: Read/Write

31	30	29	28	27	26	25	24
_	-	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	-	_	_	_
15	14	13	12	11	10	9	8
_	-	-	_	-	_	_	_
7	6	5	4	3	2	1	0
_	_	_	DMA2DEN	DMAUPDT	DMABUSY	DMARST	DMAEN

#### DMAEN: DMA Enable

0: DMA is disabled.

1: DMA is enabled.

## DMARST: DMA Reset (Write-only)

0: No effect.

1: Reset DMA module. DMA Module should be reset only when disabled and in idle state.

## DMABUSY: DMA Busy

0: DMA module is idle.

1: DMA module is busy (doing a transaction on the AHB bus).

## • DMAUPDT: DMA Configuration Update

0: No effect

1: Update DMA Configuration. Used for simultaneous updating of DMA parameters in dual scan mode or when using 2D addressing. The values written in the registers DMABADDR1, DMABADDR2 and DMA2DCFG, and in the field FRMSIZE of register DMAFRMCFG, are accepted by the DMA controller and are applied at the next frame. This bit is used only if a dual scan configuration is selected (bit SCANMOD of LCDCON2 register) or 2D addressing is enabled (bit DMA2DEN in this register). Otherwise, the LCD controller accepts immediately the values written in the registers referred to above.

## • DMA2DEN: DMA 2D Addressing Enable

0: 2D addressing is disabled (values in register DMA2DCFG are "don't care").

1: 2D addressing is enabled.



## 47.12.9 LCD DMA 2D Addressing Register

Name: DMA2DCFG
Address: 0x00500020
Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_		PIXELOFF					
23	22	21	20	19	18	17	16		
_	_	_	_	_	-	_	_		
15	14	13	12	11	10	9	8		
	ADDRINC								
7	6	5	4	3	2	1	0		
	ADDRINC								

## ADDRINC: DMA 2D Addressing Address increment

When 2-D DMA addressing is enabled (bit DMA2DEN is set in register DMACON), this field specifies the number of bytes that the DMA controller must jump between screen lines. Itb must be programmed as: [({address of first 32-bit word in a screen line} - {address of last 32-bit word in previous line})]. In other words, it is equal to 4\*[number of 32-bit words occupied by each line in the complete frame buffer minus the number of 32-bit words occupied by each displayed line]. Bit DMAUPDT in register DMACON must be written after writing any new value to this field in order to make the DMA controller use this new value.

#### PIXELOFF: DAM2D Addressing Pixel offset

When 2D DMA addressing is enabled (bit DMA2DEN is set in register DMACON), this field specifies the offset of the first pixel in each line within the memory word that contains this pixel. The offset is specified in number of bits in the range 0–31, so for example a value of 4 indicates that the first pixel in the screen starts at bit 4 of the 32-bit word pointed by register DMABADDR1. Bits 0 to 3 of that word are not used. This example is valid for little endian memory organization. When using big endian memory organization, this offset is considered from bit 31 downwards, or equivalently, a given value of this field always selects the pixel in the same relative position within the word, independently of the memory ordering configuration. Bit DMAUPDT in register DMACON must be written after writing any new value to this field in order to make the DMA controller use this new value.



# 47.12.10 LCD Control Register 1

Name: LCDCON1
Address: 0x00500800

Access: Read/Write, except LINECNT: Read-only

31	30	29	28	27	26	25	24		
	LINECNT								
23	22	21	20	19	18	17	16		
	LINECNT			CLKVAL					
15	14	13	12	11	10	9	8		
	CLKVAL			_	_	_	_		
7	6	5	4	3	2	1	0		
_	_	_	_	_	_	_	BYPASS		

## • BYPASS: Bypass LCDDOTCK Divider

0: The divider is not bypassed. LCDDOTCK frequency defined by the CLKVAL field.

1: The LCDDOTCK divider is bypassed. LCDDOTCK frequency is equal to the LCDC Clock frequency.

#### • CLKVAL: Clock Divider

9-bit divider for pixel clock (LCDDOTCK) frequency.

Pixel\_clock = system\_clock/(CLKVAL + 1)

# • LINECNT: Line Counter (Read-only)

Current Value of 11-bit line counter. Down count from LINEVAL to 0.



# 47.12.11 LCD Control Register 2

Name: LCDCON2
Address: 0x00500804
Access: Read/Write

31	30	29	28	27	26	25	24
MEN	MEMOR		-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	-	-	-	_
15	14	13	12	11	10	9	8
CLKMOD	_	_	INVDVAL	INVCLK	INVLINE	INVFRAME	INVVD
7	6	5	4	3	2	1	0
	PIXELSIZE			IFWIDTH		DISTYPE	

• DISTYPE: Display Type

DIS	TYPE					
0	0	STN Monochrome				
0	1	STN Color				
1	0	TFT				
1	1	Reserved				

## • SCANMOD: Scan Mode

0: Single Scan1: Dual Scan

• IFWIDTH: Interface width (STN)

ii iii iii iii iii iii iii (o i ii)		
IFW	IDTH	
0	0	4-bit (Only valid in single scan STN mono or color)
0	1	8-bit (Only valid in STN mono or Color)
1	0	16-bit (Only valid in dual scan STN mono or color)
1	1	Reserved

• PIXELSIZE: Bits per pixel

- I IXLLUIZ	EE. Dita per	PIACI	
	PIXELSIZE		
0	0	0	1 bit per pixel
0	0	1	2 bits per pixel
0	1	0	4 bits per pixel
0	1	1	8 bits per pixel
1	0	0	16 bits per pixel
1	0	1	24 bits per pixel, packed (Only valid in TFT mode)
1	1	0	24 bits per pixel, unpacked (Only valid in TFT mode)
1	1	1	Reserved



# • INVVD: LCDD polarity

0: Normal

1: Inverted

## • INVFRAME: LCDVSYNC polarity

0: Normal (active high)

1: Inverted (active low)

## • INVLINE: LCDHSYNC polarity

0: Normal (active high)

1: Inverted (active low)

## • INVCLK: LCDDOTCK polarity

0: Normal (LCDD fetched at LCDDOTCK falling edge)

1: Inverted (LCDD fetched at LCDDOTCK rising edge)

## • INVDVAL: LCDDEN polarity

0: Normal (active high)

1: Inverted (active low)

## • CLKMOD: LCDDOTCK mode

0: LCDDOTCK only active during active display period

1: LCDDOTCK always active

## • MEMOR: Memory Ordering Format

00: Big Endian

10: Little Endian

11: WinCE format



## 47.12.12 LCD Timing Configuration Register 1

Name: LCDTIM1
Address: 0x00500808
Access: Read/Write

31	30	29	28	27	26	25	24		
1	-	_	_	VHDLY					
23	22	21	20	19	18	17	16		
_	_	VPW							
15	14	13	12	11	10	9	8		
	VBP								
7	6	5	4	3	2	1	0		
			VF	-P					

#### VFP: Vertical Front Porch

In TFT mode, these bits equal the number of idle lines at the end of the frame.

In STN mode, these bits should be set to 0.

#### VBP: Vertical Back Porch

In TFT mode, these bits equal the number of idle lines at the beginning of the frame.

In STN mode, these bits should be set to 0.

## • VPW: Vertical Synchronization pulse width

In TFT mode, these bits equal the vertical synchronization pulse width, given in number of lines. LCDVSYNC width is equal to (VPW+1) lines.

In STN mode, these bits should be set to 0.

## VHDLY: Vertical to horizontal delay

In TFT mode, this is the delay between LCDVSYNC rising or falling edge and LCDHSYNC rising edge. Delay is (VHDLY+1) LCDDOTCK cycles. Bit 31 must be written to 1.

In STN mode, these bits should be set to 0.



### 47.12.13 LCD Timing Configuration Register 2

Name: LCDTIM2
Address: 0x0050080C
Access: Read/Write

31	30	29	28	27	26	25	24
			HF	P			
23	22	21	20	19	18	17	16
	HFP		_	_	-	_	_
15	14	13	12	11	10	9	8
_	_			HP	W		
7	6	5	4	3	2	1	0
			HE	3P			

#### • HBP: Horizontal Back Porch

Number of idle LCDDOTCK cycles at the beginning of the line. Idle period is (HBP+1) LCDDOTCK cycles.

### • HPW: Horizontal synchronization pulse width

Width of the LCDHSYNC pulse, given in LCDDOTCK cycles. Width is (HPW+1) LCDDOTCK cycles.

### • HFP: Horizontal Front Porch

Number of idle LCDDOTCK cycles at the end of the line. Idle period is (HFP+1) LCDDOTCK cycles.



### 47.12.14 LCD Frame Configuration Register

Name: **LCDFRMCFG** Address: 0x00500810 Access: Read/Write

31	30	29	28	27	26	25	24				
	LINESIZE										
23	22	21	20	19	18	17	16				
	LINESIZE		_	_	-	_	_				
15	14	13	12	11	10	9	8				
_	-	_	_	_		LINEVAL					
7	6	5	4	3	2	1	0				
	LINEVAL										

### • LINEVAL: Vertical size of LCD module

In single scan mode: vertical size of LCD Module, in pixels, minus 1

In dual scan mode: vertical display size of each LCD panel, in pixels, minus 1

• LINESIZE: Horizontal size of LCD module, in pixels, minus 1

### 47.12.15 LCD FIFO Register

Name: LCDFIFO
Address: 0x00500814
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	-	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	-
15	14	13	12	11	10	9	8
			FIFO	OTH			
7	6	5	4	3	2	1	0
			FIFO	OTH			

### • FIFOTH: FIFO Threshold

Must be programmed with:

FIFOTH (in Words) = 512 - (2 x DMA\_BURST\_LENGTH + 3)

#### where:

- 512 is the effective size of the FIFO in Words. It is the total FIFO memory size in single scan mode and half that size in dual scan mode.
- DMA\_burst\_length is the burst length of the transfers made by the DMA (in Words). Refer to "BRSTLN: Burst Length in Words" on page 1182.



# 47.12.16 LCDMOD Toggle Rate Value Register

Name: LCDMVAL Read/Write Access:

31	30	29	28	27	26	25	24		
MMODE	_	_	_	-	_	_	_		
23	22	21	20	19	18	17	16		
-	_	_	_	-	_	_	_		
15	14	13	12	11	10	9	8		
-	_	_	_	-	_	_	_		
7	6	5	4	3	2	1	0		
	MVAL								

### • MVAL: LCDMOD toggle rate value

LCDMOD toggle rate if MMODE = 1. Toggle rate is MVAL + 1 line periods.

# • MMODE: LCDMOD toggle rate select

0: Each Frame

1: Rate defined by MVAL

# 47.12.17 Dithering Pattern DP1\_2 Register

Name: DP1\_2

Address: 0x0050081C
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
7	6	5	4	3	2	1	0
			DP	1_2			

• DP1\_2: Pattern value for ½ duty cycle



# 47.12.18 Dithering Pattern DP4\_7 Register

Name: DP4\_7

Address: 0x00500820
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_		DP4	4_7	
23	22	21	20	19	18	17	16
			DP	4_7			
15	14	13	12	11	10	9	8
			DP	4_7			
7	6	5	4	3	2	1	0
			DP	4_7			

# • DP4\_7: Pattern value for 4/7 duty cycle

# 47.12.19 Dithering Pattern DP3\_5 Register

Name: DP3\_5

Address: 0x00500824
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_		DPC	3_5	
15	14	13	12	11	10	9	8
			DP:	3_5			
7	6	5	4	3	2	1	0
			DP:	3_5			

• DP3\_5: Pattern value for 3/5 duty cycle



# 47.12.20 Dithering Pattern DP2\_3 Register

Name: DP2\_3

Address: 0x00500828 Read/Write Access:

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	-
15	14	13	12	11	10	9	8
_	_	_	_		DP:	2_3	
7	6	5	4	3	2	1	0
			DP	2_3			

# • DP2\_3: Pattern value for 2/3 duty cycle

# 47.12.21 Dithering Pattern DP5\_7 Register

Name: DP5\_7

Address: 0x0050082C Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_		DP	5_7	
23	22	21	20	19	18	17	16
			DP	5_7			
15	14	13	12	11	10	9	8
			DP	5_7			
7	6	5	4	3	2	1	0
			DP	5_7			

• DP5\_7: Pattern value for 5/7 duty cycle



# 47.12.22 Dithering Pattern DP3\_4 Register

Name: DP3\_4

Address: 0x00500830
Access: Read/Write

31	30	29	28	27	26	25	24
_	-	_	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	-	_	_	_
15	14	13	12	11	10	9	8
			DP	3_4			
7	6	5	4	3	2	1	0
			DP	3_4			

# • DP3\_4: Pattern value for 3/4 duty cycle

# 47.12.23 Dithering Pattern DP4\_5 Register

Name: DP4\_5

Address: 0x00500834
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_		DP	4_5	
15	14	13	12	11	10	9	8
			DP	4_5			
7	6	5	4	3	2	1	0
			DP	4_5			

• DP4\_5: Pattern value for 4/5 duty cycle



# 47.12.24 Dithering Pattern DP6\_7 Register

Name: DP6\_7

Address: 0x00500838
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-		DP6	6_7	
23	22	21	20	19	18	17	16
			DP6	6_7			
15	14	13	12	11	10	9	8
			DP6	6_7			
7	6	5	4	3	2	1	0
			DP6	6_7			

# • DP6\_7: Pattern value for 6/7 duty cycle

### 47.12.25 Power Control Register

Name: PWRCON
Address: 0x0050083C
Access: Read/Write

31	30	29	28	27	26	25	24	
LCD_BUSY	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	-	_	-	_	_	_	
15	14	13	12	11	10	9	8	
_	-	_	_	_	_	_	_	
7	6	5	4	3	2	1	0	
GUARD_TIME								

#### • LCD\_PWR: LCD module power control

0 = lcd\_pwr signal is low, other lcd\_\* signals are low.

0->1 = lcd\_\* signals activated, lcd\_pwr is set high with the delay of GUARD\_TIME frame periods.

1 = lcd\_pwr signal is high, other lcd\_\* signals are active.

1->0 = lcd\_pwr signal is low, other lcd\_\* signals are active, but are set low after GUARD\_TIME frame periods.

### GUARD\_TIME

Delay in frame periods between applying control signals to the LCD module and setting LCD\_PWR high, and between setting LCD\_PWR low and removing control signals from LCD module

#### LCD BUSY

Read-only field. If 1, it indicates that the LCD is busy (active and displaying data, in power on sequence or in power off sequence).



### 47.12.26 Contrast Control Register

Name: CONTRAST\_CTR

Address: 0x00500840 Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	-	_	-	_	_
15	14	13	12	11	10	9	8
_	_	-	-	-	_	_	_
7	6	5	4	3	2	1	0
_	_	-	-	ENA	POL	Р	rs

#### • PS

This 2-bit value selects the configuration of a counter prescaler. The meaning of each combination is as follows:

Р	s	
0	0	The counter advances at a rate of f <sub>COUNTER</sub> = f <sub>LCDC_CLOCK</sub> .
0	1	The counter advances at a rate of $f_{COUNTER} = f_{LCDC\_CLOCK}/2$ .
1	0	The counter advances at a rate of f <sub>COUNTER</sub> = f <sub>LCDC_CLOCK</sub> /4.
1	1	The counter advances at a rate of $f_{COUNTER} = f_{LCDC\_CLOCK}/8$ .

#### • POL

This bit defines the polarity of the output. If 1, the output pulses are high level (the output will be high whenever the value in the counter is less than the value in the compare register CONSTRAST\_VAL). If 0, the output pulses are low level.

#### • ENA

When 1, this bit enables the operation of the PWM generator. When 0, the PWM counter is stopped.

# 47.12.27 Contrast Value Register

Name: CONSTRAST\_VAL

Access: Read/Write

31	30	29	28	27	26	25	24			
_	-	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
_	-	_	-	-	_	_	_			
15	14	13	12	11	10	9	8			
_	_	_	_	_	_	_	_			
7	6	5	4	3	2	1	0			
	CVAL									

### • CVAL

PWM compare value. Used to adjust the analog value obtained after an external filter to control the contrast of the display.



### 47.12.28 LCD Interrupt Enable Register

Name: LCD\_IER
Address: 0x00500848
Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERIE	OWRIE	UFLWIE	-	EOFIE	LSTLNIE	LNIE

#### • LNIE: Line interrupt enable

0: No effect

1: Enable each line interrupt

### • LSTLNIE: Last line interrupt enable

0: No effect

1: Enable last line interrupt

### • EOFIE: DMA End of frame interrupt enable

0: No effect

1: Enable End Of Frame interrupt

#### • UFLWIE: FIFO underflow interrupt enable

0: No effect

1: Enable FIFO underflow interrupt

#### • OWRIE: FIFO overwrite interrupt enable

0: No effect

1: Enable FIFO overwrite interrupt

### • MERIE: DMA memory error interrupt enable

0: No effect

1: Enable DMA memory error interrupt



### 47.12.29 LCD Interrupt Disable Register

Name: LCD\_IDR
Address: 0x0050084C
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERID	OWRID	UFLWID	_	EOFID	LSTLNID	LNID

### . LNID: Line interrupt disable

0: No effect

1: Disable each line interrupt

### • LSTLNID: Last line interrupt disable

0: No effect

1: Disable last line interrupt

### • EOFID: DMA End of frame interrupt disable

0: No effect

1: Disable End Of Frame interrupt

#### • UFLWID: FIFO underflow interrupt disable

0: No effect

1: Disable FIFO underflow interrupt

#### • OWRID: FIFO overwrite interrupt disable

0: No effect

1: Disable FIFO overwrite interrupt

### • MERID: DMA Memory error interrupt disable

0: No effect

1: Disable DMA Memory error interrupt



### 47.12.30 LCD Interrupt Mask Register

Name: LCD\_IMR
Address: 0x00500850
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERIM	OWRIM	UFLWIM	_	EOFIM	LSTLNIM	LNIM

### • LNIM: Line interrupt mask

0: Line Interrupt disabled

1: Line interrupt enabled

#### LSTLNIM: Last line interrupt mask

0: Last Line Interrupt disabled

1: Last Line Interrupt enabled

### • EOFIM: DMA End of frame interrupt mask

0: End Of Frame interrupt disabled

1: End Of Frame interrupt enabled

### • UFLWIM: FIFO underflow interrupt mask

0: FIFO underflow interrupt disabled

1: FIFO underflow interrupt enabled

#### OWRIM: FIFO overwrite interrupt mask

0: FIFO overwrite interrupt disabled

1: FIFO overwrite interrupt enabled

### • MERIM: DMA Memory error interrupt mask

0: DMA Memory error interrupt disabled

1: DMA Memory error interrupt enabled

### 47.12.31 LCD Interrupt Status Register

Name: LCD\_ISR
Address: 0x00500854
Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERIS	OWRIS	UFLWIS	_	EOFIS	LSTLNIS	LNIS

#### . LNIS: Line interrupt status

0: Line Interrupt not active

1: Line Interrupt active

### • LSTLNIS: Last line interrupt status

0: Last Line Interrupt not active

1: Last Line Interrupt active

### • EOFIS: DMA End of frame interrupt status

0: End Of Frame interrupt not active

1: End Of Frame interrupt active

### • UFLWIS: FIFO underflow interrupt status

0: FIFO underflow interrupt not active

1: FIFO underflow interrupt active

#### • OWRIS: FIFO overwrite interrupt status

0: FIFO overwrite interrupt not active

1: FIFO overwrite interrupt active

### • MERIS: DMA Memory error interrupt status

0: DMA Memory error interrupt not active

1: DMA Memory error interrupt active



### 47.12.32 LCD Interrupt Clear Register

Name: LCD\_ICR
Address: 0x00500858
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERIC	OWRIC	UFLWIC	-	EOFIC	LSTLNIC	LNIC

### • LNIC: Line interrupt clear

0: No effect

1: Clear each line interrupt

### • LSTLNIC: Last line interrupt clear

0: No effect

1: Clear Last line Interrupt

### • EOFIC: DMA End of frame interrupt clear

0: No effect

1: Clear End Of Frame interrupt

#### • UFLWIC: FIFO underflow interrupt clear

0: No effect

1: Clear FIFO underflow interrupt

#### • OWRIC: FIFO overwrite interrupt clear

0: No effect

1: Clear FIFO overwrite interrupt

### • MERIC: DMA Memory error interrupt clear

0: No effect

1: Clear DMA Memory error interrupt

### 47.12.33 LCD Interrupt Test Register

Name: LCD\_ITR
Address: 0x00500860
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
-	_	_	_	_	-	-	_
7	6	5	4	3	2	1	0
_	MERIT	OWRIT	UFLWIT	_	EOFIT	LSTLNIT	LNIT

### • LNIT: Line interrupt test

0: No effect

1: Set each line interrupt

### • LSTLNIT: Last line interrupt test

0: No effect

1: Set Last line interrupt

### • EOFIT: DMA End of frame interrupt test

0: No effect

1: Set End Of Frame interrupt

### • UFLWIT: FIFO underflow interrupt test

0: No effect

1: Set FIFO underflow interrupt

#### • OWRIT: FIFO overwrite interrupt test

0: No effect

1: Set FIFO overwrite interrupt

### • MERIT: DMA Memory error interrupt test

0: No effect

1: Set DMA Memory error interrupt



### 47.12.34 LCD Interrupt Raw Status Register

Name: LCD\_IRR Address: 0x00500864 Access: Write-only

31	30	29	28	27	26	25	24
_	-	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	MERIR	OWRIR	UFLWIR	_	EOFIR	LSTLNIR	LNIR

### . LNIR: Line interrupt raw status

0: No effect

1: Line interrupt condition present

#### LSTLNIR: Last line interrupt raw status

0: No effect

1: Last line Interrupt condition present

#### • EOFIR: DMA End of frame interrupt raw status

0: No effect

1: End Of Frame interrupt condition present

#### • UFLWIR: FIFO underflow interrupt raw status

0: No effect

1: FIFO underflow interrupt condition present

#### . OWRIR: FIFO overwrite interrupt raw status

0: No effect

1: FIFO overwrite interrupt condition present

### • MERIR: DMA Memory error interrupt raw status

0: No effect

1: DMA Memory error interrupt condition present



### 47.12.35 LCD Write Protect Mode Register

Name: LCD\_WPMR
Access: Read/Write

7100000.	rtodd, write									
31	30	29	28	27	26	25	24			
WPKEY										
23	22	21	20	19	18	17	16			
			WP	KEY						
15	14	13	12	11	10	9	8			
			WP	KEY						
7	6	5	4	3	2	1	0			
_	_	_	_	_	_	_	WPEN			

#### WPEN: Write Protect Enable

0: Disables the Write Protect if WPKEY corresponds to0x4C4344 ("LCD" in ASCII).

1: Enables the Write Protect if WPKEY corresponds to0x4C4344 ("LCD" in ASCII).

### Protects the registers:

- "LCD Control Register 1" on page 1185
- "LCD Control Register 2" on page 1186
- "LCD Timing Configuration Register 1" on page 1188
- "LCD Timing Configuration Register 2" on page 1189
- "LCD Frame Configuration Register" on page 1190
- "LCD FIFO Register" on page 1191
- "LCDMOD Toggle Rate Value Register" on page 1192
- "Dithering Pattern DP1\_2 Register" on page 1193
- "Dithering Pattern DP4\_7 Register" on page 1194
- "Dithering Pattern DP3\_5 Register" on page 1195
- "Dithering Pattern DP2\_3 Register" on page 1196
- "Dithering Pattern DP5\_7 Register" on page 1197
- "Dithering Pattern DP3\_4 Register" on page 1198
- "Dithering Pattern DP4\_5 Register" on page 1199
- "Dithering Pattern DP6\_7 Register" on page 1200

### • WPKEY: Write Protect Key

Should be written at value 0x4C4344 ("LCD" in ASCII). Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



### 47.12.36 LCD Write Protect Status Register

LCD\_WPSR

Name:

Address: 0x005008E8 Access: Read-only 29 28 27 26 25 24 23 22 21 20 19 18 17 16 **WPVSRC** 15 14 13 10 9 8

WPVSRC

2

•	WPVS:	Write	Protect	Fnable
-	<b>771 75.</b>	AAIIC	IIOLECL	Lilabic

0: No Write Protect Violation has occurred since the last read of the LCD\_WPSR.

5

1: A Write Protect Violation occurred since the last read of the LCD\_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

#### • WPVSRC: Write Protect Violation Source

When WPVS is active, this field indicates the write-protected register (through address offset or code) in which a write access has been attempted.

Note: Reading LCD\_WPSR automatically clears all fields

0 WPVS

# 48. Electrical Characteristics

# 48.1 Absolute Maximum Ratings

Table 48-1. Absolute Maximum Ratings\*

Operating Temperature (Industrial)40°C to + 85°C
Junction Temperature125°C
Storage Temperature60°C to + 150°C
Voltage on Input Pins with Respect to Ground0.3V to VDDIO+0.3V(+ 4V max)
Maximum Operating Voltage (VDDCORE, VDDPLLA, VDDUTMIC, VDDPLLUTMI)1.2V
(VDDIOM0)2.0V
(VDDIOM1, VDDIOPx, VDDUTMII, VDDOSC, VDDANA and VDDBU)4.0V
Total DC Output Current on all I/O lines350 mA

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 48.2 DC Characteristics

The following characteristics are applicable to the operating temperature range:  $T_A = -40$ °C to +85°C, unless otherwise specified.

Table 48-2. DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDCORE</sub>	DC Supply Core	-	0.9	1.0	1.1	V
$V_{\text{DDCORErip}}$	VDDCORE ripple	-	_	_	20	mVrms
V <sub>DDUTMIC</sub>	DC Supply UDPHS and UHPHS UTMI+ Core	_	0.9	1.0	1.1	V
V <sub>DDUTMII</sub>	DC Supply UDPHS and UHPHS UTMI+ Interface	-	3.0	3.3	3.6	V
$V_{\text{DDBU}}$	DC Supply Backup	-	1.8	_	3.6	V
$V_{DDBUrip}$	VDDBU ripple	-	_	_	30	mVrms
V <sub>DDPLLA</sub>	DC Supply PLLA	-	0.9	1.0	1.1	V
$V_{\text{DDPLLArip}}$	VDDPLLA ripple	_	_	_	10	mVrms
V <sub>DDPLLUTMI</sub>	DC Supply PLLUTMI	_	0.9	1.0	1.1	V
$V_{\text{DDPLLUTMIrip}}$	VDDPLLUTMI ripple	_	_	_	10	mVrms
$V_{\rm DDOSC}$	DC Supply Oscillator	_	1.65	_	3.6	V
$V_{\text{DDOSCrip}}$	VDDOSC ripple	-	_	-	30	mVrms
V <sub>DDIOM0</sub>	DC Supply DDR I/Os	-	1.65	1.8	1.95	V
V <sub>DDIOM1</sub>	DC Supply EBI I/Os	_	1.65/3.0	1.8/3.3	1.95/3.6	V
V <sub>DDIOP0</sub>	DC Supply Peripheral I/Os	-	1.65	_	3.6	V



Table 48-2. DC Characteristics (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>DDIOP1</sub>	DC Supply Peripheral I/Os	-		1.65	_	3.6	V
V <sub>DDIOP2</sub>	DC Supply ISI	-	1.65	_	3.6	V	
V <sub>DDANA</sub>	DC Supply Analog	-	3.0	3.3	3.6	V	
M	Innut I am Innul Valtage	V <sub>DDIO</sub> 3.0–3.6 V		-0.3	_	0.8	V
V <sub>IL</sub>	Input Low-level Voltage	V <sub>DDIO</sub> 1.65–1.95 V		-0.3	_	$0.3 \times V_{DDIO}$	V
M	Innut High Joyal Valtage	V <sub>DDIO</sub> 3.0–3.6 V		2	_	V <sub>DDIO</sub> + 0.3	V
V <sub>IH</sub>	Input High-level Voltage	V <sub>DDIO</sub> 1.65–1.95 V		$0.7 \times V_{DDIO}$	-	V <sub>DDIO</sub> + 0.3	V
		I <sub>O</sub> Max, V <sub>DDIO</sub> 3.0–3.6 V		_	-	0.4	V
$V_{OL}$	Output Low-level Voltage	CMOS ( $I_O$ < 0.3 mA), $V_{DDIO}$ 1.0	65–1.95 V	_	_	0.1	V
		TTL (I <sub>O</sub> Max), V <sub>DDIO</sub> 1.65–1.95	V	_	_	0.4	V
		I <sub>O</sub> Max, V <sub>DDIO</sub> 3.0–3.6 V		V <sub>DDIO</sub> - 0.4	_	_	V
$V_{OH}$	Output High-level Voltage	CMOS ( $I_O$ < 0.3 mA), $V_{DDIO}$ 1.0	65–1.95 V	V <sub>DDIO</sub> - 0.1	_	_	V
		TTL (I <sub>O</sub> Max), V <sub>DDIO</sub> 1.65–1.95 V		V <sub>DDIO</sub> - 0.4	_	_	V
M	Schmitt trigger Negative	tt trigger Negative I <sub>O</sub> Max, V <sub>DDIO</sub> 3.0–3.6 V		0.8	1.1	-	V
V <sub>T-</sub>	going threshold Voltage	TTL (I <sub>O</sub> Max), V <sub>DDIO</sub> 1.65–1.95	V	_	_	$0.3 \times V_{DDIO}$	V
M	Schmitt trigger Positive going	I <sub>O</sub> Max, V <sub>DDIO</sub> 3.0–3.6 V		_	1.6	2.0	V
v <sub>T+</sub>	threshold Voltage	TTL (I <sub>O</sub> Max), V <sub>DDIO</sub> 1.65–1.95 V		$0.3 \times V_{DDIO}$	_	_	V
M	Cobmitt triager Unatoropie	V <sub>DDIO</sub> 3.0–3.6 V		0.5	_	0.75	V
V <sub>hys</sub>	Schmitt trigger Hysteresis	V <sub>DDIO</sub> 1.65–1.95 V		0.28	_	0.6	V
R	Pull-up Resistance	PA0-PA31 PB0-PB31 PD0-P PE0-PE31 NTRST and NRST	D31	40	75 190		kΩ
V <sub>IH</sub>	T all ap recolciance	PC0–PC31 V <sub>DDIOM1</sub> In 1.8V range		240	-	1000	L/77
		$\begin{array}{c} - \\ V_{DDIO} \ 3.0 - 3.6 \ V \\ V_{DDIO} \ 1.65 - 1.95 \ V \\ V_{DDIO} \ 3.0 - 3.6 \ V \\ V_{DDIO} \ 1.65 - 1.95 \ V \\ I_{O} \ Max, \ V_{DDIO} \ 3.0 - 3.6 \ V \\ CMOS \ (I_{O} < 0.3 \ mA), \ V_{DDIO} \ 1.65 - 1.95 \\ I_{O} \ Max, \ V_{DDIO} \ 3.0 - 3.6 \ V \\ CMOS \ (I_{O} < 0.3 \ mA), \ V_{DDIO} \ 1.65 - 1.95 \\ I_{O} \ Max, \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 3.0 - 3.6 \ V \\ TTL \ (I_{O} \ Max), \ V_{DDIO} \ 1.65 - 1.95 \ V \\ PAO - PA31 \ PBO - PB31 \ PDO - PPEO - PE31 \\ NTRST \ and \ NRST \\ \end{array}$	nge	120	-	350	
			D31	_	-	8	
I <sub>O</sub>	Output Current	PC0-PC31 V <sub>DDIOM1</sub> In 1.8V rai	nge	_	_	2	mA
		PC0-PC31 V <sub>DDIOM1</sub> In 3.3V rai	nge	_	_	4	
			T <sub>A</sub> = 25°C	-	30	_	mA
ı	Statio Current		T <sub>A</sub> = 85°C	-	_	120	
'SC	Static Current	Logic cells consumption,	T <sub>A</sub> = 25°C	-	9	_	μA
		All inputs driven WKUP = 0	T <sub>A</sub> = 85°C	_	_	25	Ì

### 48.3 Power Consumption


- Typical power consumption of PLLs, Slow Clock and Main Oscillator
- Power consumption of power supply in four different modes: Active, Idle, Ultra Low-power and Backup
- Power consumption by peripheral: calculated as the difference in current measurement after having enabled then disabled the corresponding clock

#### 48.3.1 Power Consumption versus Modes

The values in Table 48-3 and Table 48-4 on page 1216 are estimated values of the power consumption with operating conditions as follows:

- $V_{DDIOM0} = 1.8V$
- $V_{DDIOP0 \text{ and } 1} = 3.3V$
- $V_{DDPIIA} = 1.0V$
- $V_{DDCORF} = 1.0V$
- $V_{DDBU} = 3.3V$
- T<sub>Δ</sub> = 25°C
- There is no consumption on the I/Os of the device.

Figure 48-1. Measures Schematics



These figures represent the power consumption estimated on the power supplies.

Table 48-3. Power Consumption for Different Modes

Mode Conditions		Consumption	Unit
	ARM Core clock is 400 MHz.		
Active	MCK is 133 MHz.	130	m A
Active	All peripheral clocks activated.	130	mA
	onto AMP2		
	Idle state, waiting an interrupt.		
Idle	All peripheral clocks de-activated.	55	mA
	onto AMP2		
	ARM Core clock is 500 Hz.		
Ultra low power	All peripheral clocks de-activated.	30	mA
	onto AMP2		
Rodun	Device only V <sub>DDBU</sub> powered	0	
Backup	onto AMP1	8	μΑ



Table 48-4. **Power Consumption by Peripheral in Active Mode** 

Peripheral	Consumption	Unit
AC97	5.3	
AES	4.0	
DMA	0.2	
EMAC	34.8	
HSMCI	25.6	
ISI	4.8	
LCD	20.4	
PIO Controller	2.2	
PWM	3.8	
SHA	3.0	μA/MHz
SPI	4.7	
SSC	6.6	
Timer Counter Channels	6.9	
TRNG	0.9	
TSADCC	0.1	
TWI	1.3	
UDPHS	21.7	
UHPHS	53.2	
USART	7.2	

### 48.4 Clock Characteristics

#### 48.4.1 Processor Clock Characteristics

Table 48-5. **Processor Clock Waveform Parameters** 

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPPCK</sub> )	Processor Clock Frequency	VDDCORE = $0.9V$ T <sub>A</sub> = $85^{\circ}$ C	125 <sup>(1)</sup>	400	MHz

Note: 1. For DDR2 usage, there are no limitations to LPDDR, SDRAM and mobile SDRAM.

### 48.4.2 Master Clock Characteristics

The master clock is the maximum clock at which the system is able to run. It is given by the smallest value of the internal bus clock and EBI clock.

Table 48-6. **Master Clock Waveform Parameters** 

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPMCK</sub> )	Master Clock Frequency	VDDCORE = $0.9V$ T <sub>A</sub> = $85^{\circ}$ C	125 <sup>(1)</sup>	133	MHz

Note: 1. For DDR2 usage, there are no limitations to LPDDR, SDRAM and mobile SDRAM.



### 48.5 Main Oscillator Characteristics


Table 48-7. Main Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1/(t <sub>CPMAIN</sub> )	Crystal Oscillator Frequency	-	8	12	16	MHz
C <sub>CRYSTAL</sub> <sup>(1)</sup>	Crystal Load Capacitance	_	15	-	20	pF
C <sub>INT</sub> <sup>(1)</sup>	Internal Load Capacitance	_	_	4	_	pF
C <sub>LEXT</sub>	External Load Capacitance	C <sub>CRYSTAL</sub> = 15 pF <sup>(1)</sup>	_	22	_	pF
		C <sub>CRYSTAL</sub> = 20 pF <sup>(1)</sup>	_	32	_	Pf
	Duty Cycle	-	40	50	60	%
t <sub>START</sub>	Startup Time	-	_	_	2	ms
I <sub>DDSTDBY</sub>	Standby Current Consumption	Standby mode	_	-	1	μA
P <sub>ON</sub>	Drive Level	-	_	_	150	μW
1	Current Dissipation	@ 8 MHz	0.35	_	0.55	mA
I <sub>DD ON</sub>	Current Dissipation	@ 16 MHz	0.7		1.1	mA

Note:

1. The C<sub>CRYSTAL</sub> value is specified by the crystal manufacturer. In our case, C<sub>CRYSTAL</sub> must be between 15 pf and 20 pF. All parasitic capacitance, package and board, **must be calculated** in order to reach 15 pF (minimum targeted load for the oscillator) by taking into account the internal load C<sub>INT</sub>. So, to target the minimum oscillator load of 15 pF, external capacitance must be: 15 pF - 4 pF = 11 pF which means that 22 pF is the target value (22 pF from XIN to GNDOSC and 22 pF from XOUT to GNDOSC). If 20 pF load is targeted, the sum of pad, package, board and external capacitances must be 20 pF - 4 pF = 16 pF which means 32 pF (32 pF from XIN to GNDOSC and 32 pF from XOUT to GNDOSC).

Figure 48-2. Main Oscillator Schematic



#### 48.5.1 Crystal Oscillator Characteristics

The following characteristics are applicable to the operating temperature range:  $T_A = -40$ °C to 85°C and worst case of power supply, unless otherwise specified.

Table 48-8. Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR	Equivalent Series Resistor Rs	_	_	_	80	Ω
C <sub>m</sub>	Motional Capacitance	-	_	_	9	fF
C <sub>SHUNT</sub>	Shunt Capacitance	-	_	_	7	pF



### 48.5.2 XIN Clock Characteristics

Table 48-9. **XIN Clock Electrical Characteristics** 

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPXIN</sub> )	XIN Clock Frequency	-	-	50	MHz
t <sub>CPXIN</sub>	XIN Clock Period	-	20	_	ns
t <sub>CHXIN</sub>	XIN Clock High Half-period	-	$0.4 \times t_{CPXIN}$	$0.6 \times t_{CPXIN}$	ns
t <sub>CLXIN</sub>	XIN Clock Low Half-period	-	$0.4 \times t_{CPXIN}$	$0.6 \times t_{CPXIN}$	ns
C <sub>IN</sub>	XIN Input Capacitance	Main oscillator in Bypass mode (i.e., when	_	25	pF
R <sub>IN</sub>	XIN Pulldown Resistor	MOSCEN = 0 and OSCBYPASS = 1 in CKGR_MOR). See "PMC Clock Generator Main	_	500	kΩ
V <sub>IN</sub>	XIN Voltage	Oscillator Register".	V <sub>DDOSC</sub>	V <sub>DDOSC</sub>	V

#### 32 kHz Oscillator Characteristics 48.6


Table 48-10. 32 kHz Oscillator Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
1/(t <sub>CP32KHz</sub> )	Crystal Oscillator Frequency	-		-	32.768	-	kHz
C <sub>CRYSTAL32</sub>	Load Capacitance	Crystal @ 32.76	8 kHz	6	_	12.5	pF
C (2)	External Load Consoitance	$C_{CRYSTAL32} = 6 p$	F	_	6	_	pF
C <sub>LEXT32</sub> <sup>(2)</sup>	External Load Capacitance	C <sub>CRYSTAL32</sub> = 12.5 pF		_	19	_	pF
	Duty Cycle	_	_		_	60	%
	Startup Time	$R_{S} = 50 \text{ k}\Omega^{(1)}$	C <sub>CRYSTAL32</sub> = 6 pF	_	_	400	ms
_			C <sub>CRYSTAL32</sub> = 12.5 pF	_	_	900	ms
t <sub>START</sub>		$R_S = 100 \text{ k}\Omega^{(1)}$	C <sub>CRYSTAL32</sub> = 6 pF	_	_	600	ms
			C <sub>CRYSTAL32</sub> = 12.5 pF	_	_	1200	ms

Notes: 1. R<sub>S</sub> is the equivalent series resistance.

2.  $C_{\text{LEXT}32}$  is determined by taking into account internal, parasitic and package load capacitance.

Figure 48-3. 32 kHz Oscillator Schematic



### 48.6.1 32 kHz Crystal Characteristics

Table 48-11. 32 kHz Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR	Equivalent Series Resistor Rs	Crystal @ 32.768 kHz	_	50	100	kΩ
C <sub>m</sub>	Motional Capacitance	Crystal @ 32.768 kHz	-	_	3	fF
C <sub>SHUNT</sub>	Shunt Capacitance	Crystal @ 32.768 kHz	-	_	2	pF

#### 48.6.2 XIN32 Clock Characteristics

Table 48-12. XIN32 Clock Electrical Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t <sub>CPXIN32</sub> )	XIN32 Clock Frequency	-	-	44	kHz
t <sub>CPXIN32</sub>	XIN32 Clock Period	_	22	_	μs
t <sub>CHXIN32</sub>	XIN32 Clock High Half-period	-	11	_	μs
t <sub>CLXIN32</sub>	XIN32 Clock Low Half-period	-	11	_	μs
t <sub>CLCH32</sub>	XIN32 Clock Rise time	-	400	_	ns
t <sub>CLCL32</sub>	XIN32 Clock Fall time	-	400	_	ns
C <sub>IN32</sub>	XIN32 Input Capacitance		_	6	pF
R <sub>IN32</sub>	XIN32 Pulldown Resistor	32.768 kHz oscillator in Bypass mode (i.e., when RCEN = 0, OSC32EN = 0, OSCSEL = 1	_	4	ΜΩ
V <sub>IN32</sub>	XIN32 Voltage	and OSC32BYP = 1 in the Slow Clock	$V_{DDBU}$	V <sub>DDBU</sub>	V
V <sub>INIL32</sub>	XIN32 Input Low Level Voltage	Configuration Register (SCKCR)). See Section 24.5 "Slow Clock Selection".	-0.3	$0.3 \times V_{DDBU}$	V
V <sub>INIH32</sub>	XIN32 Input High Level Voltage		$0.7 \times V_{DDBU}$	V <sub>DDBU</sub> + 0.3	V

### 48.7 32 kHz RC Oscillator Characteristics

Table 48-13. RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1/(t <sub>CPRCz</sub> )	Crystal Oscillator Frequency	-	22	_	42	kHz
_	Duty Cycle	-	45	_	55	%
t <sub>START</sub>	Startup Time	-	_	_	75	μs

### 48.8 PLL Characteristics

Table 48-14. PLLA Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OUT</sub>	Output Frequency	Refer to following table	400	_	800	MHz
f <sub>IN</sub>	Input Frequency	-	2	_	32	MHz
	Current Consumption	Active mode	_	7	9	mA
I <sub>PLL</sub>	Current Consumption	Standby mode	_	_	1	μΑ
t <sub>START</sub>	Startup Time	-	_	_	50	μs



The following configuration of fields PMC\_PLLICPR.ICPLLA and CKGR\_PLLAR.OUTA must be done for each PLLA frequency range.

Table 48-15. PLLA Frequency Configuration

PLL Frequency Range (MHz)	PMC_PLLICPR.ICPLLA	CKGR_PLLAR.OUTA
745–800	0	00
695–750	0	01
645–700	0	10
595–650	0	11
545–600	1	00
495–550	1	01
445–500	1	10
400–450	1	11

#### 48.8.1 UTMI PLL Characteristics

Table 48-16. Phase Lock Loop Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IN</sub>	Input Frequency	-	4	12	32	MHz
f <sub>OUT</sub>	Output Frequency	-	450	480	600	MHz
	0	Active mode	_	5	8	mA
I <sub>PLL</sub>	Current Consumption	Standby mode	_	_	1.5	μΑ
t <sub>START</sub>	Startup Time	-	_	_	50	μs

#### 48.9 I/Os

Criteria used to define the maximum frequency of the I/Os:

- Output duty cycle (40%–60%)
- Minimum output swing: 100 mV to VDDIO 100 mV
- Addition of rising and falling time inferior to 75% of the period

Table 48-17. I/O Characteristics

Symbol	Parameter	Conditions		Min	Max	Unit
		3.3V domain (1) Max. external load = 20 pF			66	
£	VDDIOD requested ring frequency	3.3V domain	Max. external load = 40 pF	_	34	NAL 1-
I <sub>max</sub>	VDDIOP-powered pins frequency	4.0\/, do == 0:=(2)	Max. external load = 20 pF		35	MHz
		1.8V domain <sup>(2)</sup>	Max. external load = 40 pF	-	18	

Notes: 1. V<sub>DDIOP</sub> from 3.0V to 3.6V

2. V<sub>DDIOP</sub> from 1.65V to 1.95V

### 48.10 USB HS Characteristics

#### 48.10.1 USB HS Electrical Characteristics

Table 48-18. USB HS Electrical Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PUI</sub>	Bus Pull-up Resistor on Upstream Port (idle bus)	In LS or FS Mode	_	1.5	_	kΩ
R <sub>PUA</sub>	Bus Pull-up Resistor on Upstream Port (upstream port receiving)	In LS or FS Mode	_	15	_	kΩ
t <sub>BIAS</sub>	Bias settling time	-	_	_	20	μs
t <sub>OSC</sub>	Oscillator settling time	With Crystal 12 MHz	_	_	2	ms
t <sub>SETTLING</sub>	Settling time	f <sub>IN</sub> = 12 MHz	_	0.3	0.5	ms

#### 48.10.2 Static Power Consumption

Table 48-19. Static Power Consumption

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>BIAS</sub>	Bias current consumption on VBG	_	_	_	1	μΑ
	HS Transceiver and I/O current consumption	_	-	_	8	μΑ
I <sub>VDDUTMII</sub>	LS / FS Transceiver and I/O current consumption	No connection <sup>(1)</sup>	_	_	3	μΑ
I <sub>VDDUTMIC</sub>	Core, PLL, and Oscillator current consumption	_	ı	_	2	μΑ

Note: 1. If cable is connected add 200 µA (typical) due to Pull-up/Pull-down current consumption.

### 48.10.3 Dynamic Power Consumption

Table 48-20. Dynamic Power Consumption

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>BIAS</sub>	Bias current consumption on VBG	_	_	0.7	0.8	mA
	HS Transceiver current consumption	HS transmission	_	47	60	mA
	HS Transceiver current consumption	HS reception	_	18	27	mA
I <sub>VDDUTMII</sub>	LS / FS Transceiver current consumption	FS transmission 0m cable <sup>(1)</sup>	_	4	6	mA
	LS / FS Transceiver current consumption	FS transmission 5m cable <sup>(1)</sup>	_	26	30	mA
	LS / FS Transceiver current consumption	FS reception <sup>(1)</sup>	_	3	4.5	mA
I <sub>VDDUTMIC</sub>	PLL, Core and Oscillator current consumption	_	_	5.5	9	mA

Note: 1. Including 1 mA due to Pull-up/Pull-down current consumption.



# 48.11 Touchscreen ADC (TSADC)

Table 48-21. Channel Conversion Time and ADC Clock

Parameter	Conditions	Min	Тур	Max	Unit
ADC Clock Frequency	10-bit resolution mode	-	-	13.2	MHz
Startup Time	Return from Idle Mode	_	_	40	μs
Track and Hold Acquisition Time (TTH)	ADC Clock = 13.2 MHz <sup>(1)</sup>	0.5	_	_	μs
Conversion Time (TCT)	ADC Clock = 13.2 MHz <sup>(1)</sup>	_	_	1.75	μs
Throughput Rate	ADC Clock = 13.2 MHz <sup>(1)</sup>	-	_	440	ksps

Note: 1. The Track and Hold Acquisition Time is given by:

$$TTH (ns) = 500 + (0.12 \times Z_{IN})(\Omega)$$

The ADC internal clock is divided by 2 in order to generate a clock with a duty cycle of 75%. So the maximum conversion time is give by:

$$TCT(\mu s) = \frac{23}{f_{clk}}(MHz)$$

The full speed is obtained for an input source impedance of < 50 ohms maximum, or TTH = 500 ns.

To achieve optimal performance of the TSADC, the SHTIM field in TSADCC Mode Register is to be calculated according to this Track and Hold Acquisition Time, also called Sampled and Hold Time.

Table 48-22. External Voltage Reference Input

Parameter	Conditions	Min	Тур	Max	Unit
TSADVREF Input Voltage Range	-	2.4	_	V <sub>DDANA</sub>	V
TSADVREF Average Current	-	_	_	600	μΑ
Current Consumption on VDDANA	-	_	_	300	μΑ

#### Table 48-23. Analog Inputs

Parameter	Min	Тур	Max	Unit
Input Voltage Range	0	_	ADVREF	V
Input Leakage Current	_	_	1	μA
Input Capacitance	_	7	10	pF
Input Source Impedance	_	50	_	Ω

Table 48-24. Transfer Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
	Resolution	-	10	_	bit
INL	Integral Non-linearity	_	_	±2	LSB
DNL	Differential Non-linearity	-0.9	_	+0.9	LSB
Eo	Offset Error	-1.5	0.5	±10	mV
E <sub>G</sub>	Gain Error	_	_	±2	LSB



# 48.12 Core Power Supply POR Characteristics

Table 48-25. Power-on Reset Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>T+</sub>	Threshold Voltage Rising	Minimum Slope of +2.0V/30ms	0.5	0.7	0.89	V
V <sub>T-</sub>	Threshold Voltage Falling	_	0.4	0.6	0.85	V
t <sub>RST</sub>	Reset Time	_	30	70	130	μs

Table 48-26. Power-down Timing Specification

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>RSTPD</sub>	Reset Delay at Power-Down	From NRST low to the first supply turn-off	0	-	ms

# 48.13 SMC Timings

### **48.13.1 Timing Conditions**

SMC Timings are given for MAX corners.

Timings are given assuming a capacitance load on data, control and address pads as defined in Table 48-27.

Table 48-27. Capacitance Load

	Corner		
Supply	Max	Min	
3.3V	50 pF	5 pF	
1.8V	30 pF	5 pF	

In the following tables,  $t_{\text{CPMCK}}$  is MCK period.

### 48.13.2 Timing Extraction

#### 48.13.2.1 Zero Hold Mode Restrictions

Table 48-28. Zero Hold Mode Use Maximum System Clock Frequency (MCK)

		М		
Symbol	Parameter	1.8V VDDIOM Supply	3.3V VDDIOM Supply	Unit
f <sub>MAX</sub>	MCK Frequency	66	66	MHz



### 48.13.2.2 Read Timings

Table 48-29. SMC Read Signals - NRD Controlled (READ\_MODE = 1)

		Min		
Symbol	Parameter	1.8V VDDIOM Supply	3.3V VDDIOM Supply	Unit
	NO HO	LD SETTINGS (nrd hold = 0)		
SMC <sub>1</sub>	Data Setup before NRD High	12.0	11.2	ns
SMC <sub>2</sub>	Data Hold after NRD High	0	0	ns
	HOLI	D SETTINGS (nrd hold ≠ 0)		
SMC <sub>3</sub>	Data Setup before NRD High	8.7	8.2	ns
SMC <sub>4</sub>	Data Hold after NRD High	0	0	ns
	HOLD or NO HOLI	D SETTINGS (nrd hold ≠ 0, nrd hole	d = 0)	
SMC <sub>5</sub>	NBS0/A0, NBS1, NBS2/A1, NBS3, A2–A25 Valid before NRD High	(nrd setup + nrd pulse) × t <sub>CPMCK</sub> - 15.4	(nrd setup + nrd pulse) × t <sub>CPMCK</sub> - 15.5	ns
SMC <sub>6</sub>	NCS low before NRD High	(nrd setup + nrd pulse - ncs rd setup) × t <sub>CPMCK</sub> - 14.7	(nrd setup + nrd pulse - ncs rd setup) × t <sub>CPMCK</sub> - 14.7	ns
SMC <sub>7</sub>	NRD Pulse Width	nrd pulse × t <sub>CPMCK</sub> - 0.5	nrd pulse × t <sub>CPMCK</sub> - 0.2	ns

Table 48-30. SMC Read Signals - NCS Controlled (READ\_MODE = 0)

·		Min		
Symbol	Parameter	1.8V VDDIOM Supply	3.3V VDDIOM Supply	Unit
	NO HOLI	O SETTINGS (ncs rd hold = 0)		
SMC <sub>8</sub>	Data Setup before NCS High	15.0	14.1	ns
SMC <sub>9</sub>	Data Hold after NCS High	0	0	ns
	HOLD	SETTINGS (ncs rd hold ≠ 0)		
SMC <sub>10</sub>	Data Setup before NCS High	11.4	10.9	ns
SMC <sub>11</sub>	Data Hold after NCS High	0	0	ns
	HOLD or NO HOLD S	ETTINGS (ncs rd hold ≠ 0, ncs rd h	nold = 0)	
SMC <sub>12</sub>	NBS0/A0, NBS1, NBS2/A1, NBS3, A2–A25 valid before NCS High	$\begin{array}{c} \text{(ncs rd setup + ncs rd pulse)} \times \\ \text{$t_{\text{CPMCK}}$- 3.7} \end{array}$	(ncs rd setup + ncs rd pulse) $\times$ t <sub>CPMCK</sub> - 4.4	ns
SMC <sub>13</sub>	NRD low before NCS High	(ncs rd setup + ncs rd pulse - nrd setup) × t <sub>CPMCK</sub> - 0.8	(ncs rd setup + ncs rd pulse - nrd setup) × t <sub>CPMCK</sub> - 1.1	ns
SMC <sub>14</sub>	NCS Pulse Width	ncs rd pulse length $\times$ t <sub>CPMCK</sub> - 0.5	ncs rd pulse length $\times$ t <sub>CPMCK</sub> - 0.2	ns

# 48.13.2.3 Write Timings

Table 48-31. SMC Write Signals - NWE Controlled (WRITE\_MODE = 1)

		M	lin	
Symbol	Parameter	1.8V VDDIOM Supply	3.3V VDDIOM Supply	Unit
	HOLD or NO HOLD	SETTINGS (nwe hold ≠ 0, nwe ho	old = 0)	
SMC <sub>15</sub>	Data Out Valid before NWE High	nwe pulse × t <sub>CPMCK</sub> - 2.9	nwe pulse × t <sub>CPMCK</sub> - 3.6	ns
SMC <sub>16</sub>	NWE Pulse Width	nwe pulse × t <sub>CPMCK</sub> - 0.7	nwe pulse × t <sub>CPMCK</sub> - 0.3	ns
SMC <sub>17</sub>	NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25 valid before NWE low	nwe setup × t <sub>CPMCK</sub> - 3.3	nwe setup × t <sub>CPMCK</sub> - 4.1	ns
SMC <sub>18</sub>	NCS low before NWE high	(nwe setup - ncs rd setup + nwe pulse) $\times$ t <sub>CPMCK</sub> - 3.1	(nwe setup - ncs rd setup + nwe pulse) × t <sub>CPMCK</sub> - 3.4	ns
	HOLD	SETTINGS (nwe hold ≠ 0)		
SMC <sub>19</sub>	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25 change	nwe hold × t <sub>CPMCK</sub> - 4.0	nwe hold × t <sub>CPMCK</sub> - 4.6	ns
SMC <sub>20</sub>	NWE High to NCS Inactive <sup>(1)</sup>	(nwe hold - ncs wr hold) $\times$ t <sub>CPMCK</sub> - 3.2	(nwe hold - ncs wr hold) $\times$ t <sub>CPMCK</sub> - 4.0	ns
	NO HOL	_D SETTINGS (nwe hold = 0)		
SMC <sub>21</sub>	NWE High to Data OUT, NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25, NCS change <sup>(1)</sup>	1.6	1.4	ns

Notes: 1. hold length = total cycle duration - setup duration - pulse duration. "hold length" is for "ncs wr hold length" or "NWE hold length".

Table 48-32. SMC Write NCS Controlled (WRITE\_MODE = 0)

		Min		
Symbol	Parameter	1.8V VDDIOM Supply	3.3V VDDIOM Supply	Unit
SMC <sub>22</sub>	Data Out Valid before NCS High	ncs wr pulse × t <sub>CPMCK</sub> - 2.8	ncs wr pulse × t <sub>CPMCK</sub> - 3.5	ns
SMC <sub>23</sub>	NCS Pulse Width	ncs wr pulse × t <sub>CPMCK</sub> - 0.5	ncs wr pulse × t <sub>CPMCK</sub> - 0.2	ns
SMC <sub>24</sub>	NBS0/A0 NBS1, NBS2/A1, NBS3, A2–A25 valid before NCS low	ncs wr setup × t <sub>CPMCK</sub> - 3.3	ncs wr setup × t <sub>CPMCK</sub> - 4.1	ns
SMC <sub>25</sub>	NWE low before NCS high	(ncs wr setup - nwe setup + ncs pulse) × t <sub>CPMCK</sub> - 2.4	(ncs wr setup - nwe setup + ncs pulse) × t <sub>CPMCK</sub> - 2.7	ns
SMC <sub>26</sub>	NCS High to Data Out, NBS0/A0, NBS1, NBS2/A1, NBS3, A2–A25, change	ncs wr hold × t <sub>CPMCK</sub> - 4.1	ncs wr hold × t <sub>CPMCK</sub> - 4.6	ns
SMC <sub>27</sub>	NCS High to NWE Inactive	(ncs wr hold - nwe hold) $\times$ t <sub>CPMCK</sub> - 2.0	(ncs wr hold - nwe hold) $\times$ t <sub>CPMCK</sub> - 2.8	ns



Figure 48-4. SMC Timings - NCS Controlled Read and Write





Figure 48-5. SMC Timings - NRD Controlled Read and NWE Controlled Write



# 48.14 DDRSDRC Timings

The DDRSDRC controller satisfies the timings of standard DDR2, LPDDR, SDR and LP-SDR modules.

DDR2, LPDDR and SDR timings are specified by the JEDEC standard.

Supported speed grade limitations:

- DDR2-400 limited at 133 MHz clock frequency (1.8V, 30 pF on data/control, 10 pF on CK/CK#)
- LPDDR (1.8V, 30 pF on data/control, 10 pF on CK)
  - $t_a = 5.0 \text{ ns}, f_{max} = 125 \text{ MHz}$
  - $t_a = 6.0 \text{ ns}, f_{max} = 110 \text{ MHz}$
  - $t_a = 7.5 \text{ ns}, f_{max} = 95 \text{ MHz}$
- SDR-100 (3.3V, 50 pF on data/control, 10 pF on CK)
- SDR-133 (3.3V, 50 pF on data/control, 10 pF on CK)
- LP-SDR-133 (1.8V, 30 pF on data/control, 10 pF on CK)

# 48.15 Peripheral Timings

#### 48.15.1 SPI

### 48.15.1.1 Maximum SPI Frequency

The following formulas give maximum SPI frequency in Master read and write modes and in Slave read and write modes.

#### **Master Write Mode**

The SPI is only sending data to a slave device such as an LCD, for example. The limit is given by SPI<sub>2</sub> (or SPI<sub>5</sub>) timing. Since it gives a maximum frequency above the maximum pad speed (see Section 48.9 "I/Os"), the max SPI frequency is the one from the pad.

$$\begin{aligned} & \text{Master Read Mode} \\ & f_{\text{SPCK}} \text{Max} \, = \, \frac{1}{\text{SPI}_0(\text{or SPI}_3) + t_{\text{valid}}} \end{aligned}$$

t<sub>valid</sub> is the slave time response to output data after deleting an SPCK edge. For a non-volatile memory with t<sub>valid</sub> (or  $t_{\mbox{\tiny v}})$  = 12 ns Max,  $f_{\mbox{\tiny SPCK}}\mbox{Max}$  = 38.5 MHz @  $\mbox{V}_{\mbox{\tiny DDIO}}$  = 3.3V.

#### **Slave Read Mode**

In slave mode, SPCK is the input clock for the SPI. The max SPCK frequency is given by setup and hold timings SPI<sub>7</sub>/SPI<sub>8</sub>(or SPI<sub>10</sub>/SPI<sub>11</sub>). Since this gives a frequency well above the pad limit, the limit in slave read mode is given by SPCK pad.

#### **Slave Write Mode**

$$f_{SPCK}Max = \frac{1}{SPI_{6}(or SPI_{9}) + t_{setup}}$$

For 3.3V I/O domain and SPI6,  $f_{SPCK}Max = 33 \text{ MHz}$ .  $t_{setup}$  is the setup time from the master before sampling data.



# 48.15.1.2 Timing Conditions

Timings are given assuming a capacitance load on MISO, SPCK and MOSI as defined in Table 48-33.

Table 48-33. Capacitance Load for MISO, SPCK and MOSI (product dependent)

	Cor	ner
Supply	Max	Min
3.3V	40 pF	5 pF
1.8V	20 pF	5 pF

#### 48.15.1.3 Timing Extraction

In Figure 48-7 "SPI Master Mode 1 and 2" and Figure 48-8 "SPI Master Mode 0 and 3", the MOSI line shifting edge is represented with a hold time = 0. However, it is important to note that for this device, the MISO line is sampled prior to the MOSI line shifting edge. As shown in Figure 48-6 "MISO Capture in Master Mode", the device sampling point extends the propagation delay (tp) for slave and routing delays to more than half the SPI clock period, whereas the common sampling point allows only less than half the SPI clock period.

As an example, an SPI Slave working in Mode 0 is safely driven if the SPI Master is configured in Mode 0.

Figure 48-6. MISO Capture in Master Mode




Figure 48-7. SPI Master Mode 1 and 2




Figure 48-8. SPI Master Mode 0 and 3




Figure 48-9. SPI Slave Mode 0 and 3)




Figure 48-10. SPI Slave Mode 1 and 2






Figure 48-11. SPI Slave Mode - NPCS Timings





Table 48-34. SPI Timings with 3.3V Peripheral Supply

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>SPCK</sub>	SPI Clock		_	66	MHz
SPI <sub>0</sub>	MISO Setup time before SPCK rises		14.6	_	ns
SPI <sub>1</sub>	MISO Hold time after SPCK rises		0	_	ns
SPI <sub>2</sub>	SPCK rising to MOSI	Master Mode	0	0.2	ns
SPI <sub>3</sub>	MISO Setup time before SPCK falls		14.3	_	ns
SPI <sub>4</sub>	MISO Hold time after SPCK falls		0	_	ns
SPI <sub>5</sub>	SPCK falling to MOSI		0	0.6	ns
SPI <sub>6</sub>	SPCK falling to MISO		4.6	15.1	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises		0.7	_	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises		1.9	_	ns
SPI <sub>9</sub>	SPCK rising to MISO		4.6	15.2	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls		0.9	_	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls	Slave Mode	1.4	_	ns
SPI <sub>12</sub>	NPCS0 setup to SPCK rising		17.3	_	ns
SPI <sub>13</sub>	NPCS0 hold after SPCK falling		15.1	_	ns
SPI <sub>14</sub>	NPCS0 setup to SPCK falling		18	_	ns
SPI <sub>15</sub>	NPCS0 hold after SPCK rising		15.0	_	ns
SPI <sub>16</sub>	NPCS0 falling to MISO valid		4.4	14.5	ns

Table 48-35. SPI Timings with 1.8V Peripheral Supply

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>SPCK</sub>	SPI Clock		_	66	MHz
SPI <sub>0</sub>	MISO Setup time before SPCK rises		18.0	_	ns
SPI <sub>1</sub>	MISO Hold time after SPCK rises		0	_	ns
SPI <sub>2</sub>	SPCK rising to MOSI	Master Mode	0	0.2	ns
SPI <sub>3</sub>	MISO Setup time before SPCK falls		17.6	_	ns
SPI <sub>4</sub>	MISO Hold time after SPCK falls		0	_	ns
SPI <sub>5</sub>	SPCK falling to MOSI		0	0.7	ns
SPI <sub>6</sub>	SPCK falling to MISO		6.0	18.9	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises		0.7	_	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises		1.7	_	ns
SPI <sub>9</sub>	SPCK rising to MISO		5.5	18.7	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls		0.5	_	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls	Slave Mode	1.4	_	ns
SPI <sub>12</sub>	NPCS0 setup to SPCK rising		17.4	_	ns
SPI <sub>13</sub>	NPCS0 hold after SPCK falling		15.5	_	ns
SPI <sub>14</sub>	NPCS0 setup to SPCK falling		17.8	_	ns
SPI <sub>15</sub>	NPCS0 hold after SPCK rising		15.3	_	ns
SPI <sub>16</sub>	NPCS0 falling to MISO valid		5.4	17.7	ns

Figure 48-12. Min and Max Access Time for SPI Output Signal





# 48.15.2 SSC

# 48.15.2.1 Timing Conditions

Timings are given assuming a capacitance load as defined in Table 48-36.

Table 48-36. Capacitance Load

	Corner		
Supply	Max	Min	
3.3V	30 pF	0 pF	
1.8V	20 pF	0 pF	

# 48.15.2.2 Timing Extraction

Figure 48-13. SSC Transmitter, TK and TF in Output




Figure 48-14. SSC Transmitter, TK in Input and TF in Output




Figure 48-15. SSC Transmitter, TK in Output and TF in Input




Figure 48-16. SSC Receiver RK and RF in Input




Figure 48-17. SSC Receiver, RK in Input and RF in Output




Figure 48-18. SSC Receiver, RK and RF in Output






Figure 48-19. SSC Receiver, RK in Output and RF in Input




Table 48-37. SSC Timings with 3.3V Peripheral Supply

Symbol	Parameter	Conditions	Min	Max	Unit
		Transmitter			
SSC <sub>0</sub>	TK edge to TF/TD (TK output, TF output)	_	0 (1)	4.0 (1)	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	_	3.7 (1)	13.6 (1)	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	_	14.3 - t <sub>CPMCK</sub>	_	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	_	t <sub>CPMCK</sub> - 3.9	_	ns
		_	-2.6 <sup>(1)</sup>	4.0 <sup>(1)</sup>	
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	STTDLY = 0 START = 4, 5 or 7	$-2.6 + (2 \times t_{CPMCK})^{(1)}$	$4.0 + (2 \times t_{CPMCK})^{(1)}$	ns
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	_	0	_	ns
SSC <sub>6</sub>	TF hold time after TK edge (TK input)	_	t <sub>CPMCK</sub>	_	ns
		_	3.8 <sup>(1)</sup>	13.6 <sup>(1)</sup>	
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	STTDLY = 0 START = 4, 5 or 7	$3.8 + (3 \times t_{\text{CPMCK}})^{(1)}$	$13.6 + (3 \times t_{CPMCK})^{(1)}$	ns
		Receiver			
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	_	1.9	_	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	_	t <sub>CPMCK</sub>	_	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	_	4.3 (1)	16.9 <sup>(1)</sup>	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	_	14.2 - t <sub>CPMCK</sub>	_	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	_	t <sub>CPMCK</sub> - 3.9	_	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	_	0 (1)	5.2 <sup>(1)</sup>	ns

Notes: 1. For output signals (TF, TD, RF), Min and Max access times are defined. The Min access time is the time between the TK (or RK) edge and the signal change. The Max access time is the time between the TK edge and the signal stabilization. Figure 48-20 illustrates Min and Max accesses for SSC<sub>0</sub>. The same applies to SSC<sub>1</sub>, SSC<sub>4</sub>, and SSC<sub>7</sub>, SSC<sub>10</sub> and SSC<sub>13</sub>.




Table 48-38. SSC Timings with 1.8V Peripheral Supply

Symbol	Parameter	Conditions	Min	Max	Unit
		Transmitter			
$SSC_0$	TK edge to TF/TD (TK output, TF output)	_	O <sup>(1)</sup>	4.2 (1)	ns
SSC <sub>1</sub>	TK edge to TF/TD (TK input, TF output)	_	4.8 (1)	18.4 <sup>(1)</sup>	ns
SSC <sub>2</sub>	TF setup time before TK edge (TK output)	_	18.4 - t <sub>CPMCK</sub>	_	ns
SSC <sub>3</sub>	TF hold time after TK edge (TK output)	_	t <sub>CPMCK</sub> - 5.1	_	ns
		_	-2.8 <sup>(1)</sup>	4.2 <sup>(1)</sup>	
SSC <sub>4</sub>	TK edge to TF/TD (TK output, TF input)	STTDLY = 0 START = 4, 5 or 7	$-2.8 + (2 \times t_{CPMCK})^{(1)}$	4.2 + (2 × t <sub>CPMCK</sub> ) <sup>(1)</sup>	ns
SSC <sub>5</sub>	TF setup time before TK edge (TK input)	_	0.6	_	ns
$SSC_6$	TF hold time after TK edge (TK input)	_	t <sub>CPMCK</sub>	_	ns
		_	5.0 <sup>(1)</sup>	18.3 <sup>(1)</sup>	
SSC <sub>7</sub>	TK edge to TF/TD (TK input, TF input)	STTDLY = 0 START = 4, 5 or 7	$5.0 + (3 \times t_{CPMCK})^{(1)}$	$18.3 + (3 \times t_{CPMCK})^{(1)}$	ns
		Receiver			
SSC <sub>8</sub>	RF/RD setup time before RK edge (RK input)	_	2.4	_	ns
SSC <sub>9</sub>	RF/RD hold time after RK edge (RK input)	_	t <sub>CPMCK</sub>	_	ns
SSC <sub>10</sub>	RK edge to RF (RK input)	_	5.4 <sup>(1)</sup>	21.5 (1)	ns
SSC <sub>11</sub>	RF/RD setup time before RK edge (RK output)	_	18.6 - t <sub>CPMCK</sub>	_	ns
SSC <sub>12</sub>	RF/RD hold time after RK edge (RK output)	_	t <sub>CPMCK</sub> - 5.1	_	ns
SSC <sub>13</sub>	RK edge to RF (RK output)	_	O <sup>(1)</sup>	5.3 <sup>(1)</sup>	ns

Notes: 1. For output signals (TF, TD, RF), Min and Max access times are defined. The Min access time is the time between the TK (or RK) edge and the signal change. The Max access time is the time between the TK edge and the signal stabilization. Figure 48-20 illustrates Min and Max accesses for SSC<sub>0</sub>. The same applies to SSC<sub>1</sub>, SSC<sub>4</sub>, and SSC<sub>7</sub>, SSC<sub>10</sub> and SSC<sub>13</sub>.

Figure 48-20. Min and Max Access Time of Output Signals





# 48.15.3 ISI

# 48.15.3.1 Timing Conditions

Timings are given assuming capacitance loads as defined in Table 48-39.

Table 48-39. Capacitance Load

	Corner		
Supply	Max	Min	
3.3V	30 pF	0 pF	
1.8V	20 pF	0 pF	

# 48.15.3.2 Timing Extraction

Figure 48-21. ISI Timing Diagram




Table 48-40. ISI Timings with 3.3V Peripheral Supply

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.1	_	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	2.0	_	ns
ISI <sub>3</sub>	PIXCLK frequency	_	80	MHz

Table 48-41. ISI Timings with 1.8V Peripheral Supply

Symbol	Parameter	Min	Max	Unit
ISI <sub>1</sub>	DATA/VSYNC/HSYNC setup time	1.1	-	ns
ISI <sub>2</sub>	DATA/VSYNC/HSYNC hold time	2.2	-	ns
ISI <sub>3</sub>	PIXCLK frequency	_	80	MHz

# 48.15.4 HSMCI

The High Speed MultiMedia Card Interface (HSMCI) supports the MultiMedia Card (MMC) Specification V4.3, the SD Memory Card Specification V2.0, the SDIO V2.0 specification and CE-ATA V1.1.



# 48.15.5 EMAC

# 48.15.5.1 Timing Conditions

Timings are given assuming a capacitance load on data and clock as defined in Table 48-42.

Table 48-42. Capacitance Load on Data, Clock Pads

	Corner		
Supply	Max	Min	
3.3V	20 pF	0 pF	
1.8V	20 pF	0 pF	

# 48.15.5.2 Timing Constraints


The Ethernet controller satisfies the timings of the standards given in Table 48-43, Table 48-44 and Table 48-45.

Table 48-43. EMAC Signals Relative to EMDC

Symbol	Parameter	Min	Max	Unit
EMAC <sub>1</sub>	Setup for EMDIO from EMDC rising	13.5	_	ns
EMAC <sub>2</sub>	Hold for EMDIO from EMDC rising	10	_	ns
EMAC <sub>3</sub>	EMDIO toggling from EMDC falling	0 (1)	2 (1)	ns

Notes: 1. For EMAC output signals, Min and Max access time are defined. The Min access time is the time between the EMDC falling edge and the signal change. The Max access time is the time between the EMDC falling edge and the signal stabilization. Figure 48-22 illustrates Min and Max accesses for EMAC3.

Figure 48-22. Min and Max Access Time of EMAC Output Signals



#### 48.15.5.3 MII Mode

Table 48-44. EMAC MII Specific Signals


Symbol	Parameter	Min	Max	Unit
EMAC <sub>4</sub>	Setup for ECOL from ETXCK rising	10	-	ns
EMAC <sub>5</sub>	Hold for ECOL from ETXCK rising	10	_	ns
EMAC <sub>6</sub>	Setup for ECRS from ETXCK rising	10	-	ns
EMAC <sub>7</sub>	Hold for ECRS from ETXCK rising	10	-	ns
EMAC <sub>8</sub>	ETXER toggling from ETXCK rising	3	25	ns
EMAC <sub>9</sub>	ETXEN toggling from ETXCK rising	4.7	25	ns
EMAC <sub>10</sub>	ETX toggling from ETXCK rising	3	25	ns
EMAC <sub>11</sub>	Setup for ERX from ERXCK	10	_	ns
EMAC <sub>12</sub>	Hold for ERX from ERXCK	10	_	ns



Table 48-44. EMAC MII Specific Signals (Continued)

Symbol	Parameter	Min	Max	Unit
EMAC <sub>13</sub>	Setup for ERXER from ERXCK	10	_	ns
EMAC <sub>14</sub>	Hold for ERXER from ERXCK	10	_	ns
EMAC <sub>15</sub>	Setup for ERXDV from ERXCK	10	_	ns
EMAC <sub>16</sub>	Hold for ERXDV from ERXCK	10	_	ns

Figure 48-23. EMAC MII Mode




# 48.15.5.4 RMII Mode

Table 48-45. RMII Mode

Symbol	Parameter	Min	Max	Unit
EMAC <sub>21</sub>	ETXEN toggling from EREFCK rising	2	16	ns
EMAC <sub>22</sub>	ETX toggling from EREFCK rising	2	16	ns
EMAC <sub>23</sub>	Setup for ERX from EREFCK rising	4		ns
EMAC <sub>24</sub>	Hold for ERX from EREFCK rising	2		ns
EMAC <sub>25</sub>	Setup for ERXER from EREFCK rising	4		ns
EMAC <sub>26</sub>	EMAC <sub>26</sub> Hold for ERXER from EREFCK rising 2		ns	
EMAC <sub>27</sub>	Setup for ECRSDV from EREFCK rising	4		ns

Figure 48-24. EMAC RMII Timings



# 48.15.6 USART in SPI Mode

# 48.15.6.1 Timing Conditions

Timings are given assuming a capacitance load on MISO, SPCK and MOSI as defined in Table 48-46.

Table 48-46. Capacitance Load for MISO, SPCK and MOSI (product dependent)

	Corner		
Supply	Max	Min	
3.3V	40 pF	0 pF	
1.8V	20 pF	0 pF	



# 48.15.6.2 Timing Extraction

Figure 48-25. USART SPI Master Mode




Figure 48-26. USART SPI Slave Mode




Figure 48-27. SPI Slave Mode - NPCS Timings




Table 48-47. USART SPI Timings with 3.3V Peripheral Supply

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>0</sub>	SPCK Period		_	_	ns
SPI <sub>1</sub>	Input Data Setup Time		17.2	_	ns
SPI <sub>2</sub>	Input Data Hold Time	Mantan Manta	0	_	ns
SPI <sub>3</sub>	Chip Select Active to Serial Clock	Master Mode	_	3.5	ns
SPI <sub>4</sub>	Output Data Setup Time		_	0.2	ns
SPI <sub>5</sub>	Serial Clock to Chip Select Inactive		_	-0.3	ns
SPI <sub>6</sub>	SPCK falling to MISO		13.8 <sup>(1)</sup>	16.9 <sup>(1)</sup>	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises		7.5	_	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises		2.9	_	ns
SPI <sub>9</sub>	SPCK rising to MISO		4.7 (1)	17.1 <sup>(1)</sup>	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls		0.4	_	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls	Slave Mode	0	_	ns
SPI <sub>12</sub>	NPCS0 setup to SPCK rising		10.3	_	ns
SPI <sub>13</sub>	NPCS0 hold after SPCK falling		2.0	_	ns
SPI <sub>14</sub>	NPCS0 setup to SPCK falling		10.7	_	ns
SPI <sub>15</sub>	NPCS0 hold after SPCK rising		2.0	_	ns
SPI <sub>16</sub>	NPCS0 falling to MISO valid		_	16.0	ns

Notes: 1. For output signals, Min and Max access time must be extracted. The Min access time is the time between the SPCK rising or falling edge and the signal change. The Max access time is the time between the SPCK rising or falling edge and the signal stabilization. Figure 48-11 illustrates Min and Max accesses for SPI<sub>2</sub>. The same applies to SPI<sub>5</sub>, SPI<sub>6</sub>, and SPI<sub>9</sub>.



Table 48-48. USART SPI Timings with 1.8V Peripheral Supply


Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>0</sub>	SPCK Period		_	_	ns
SPI <sub>1</sub>	Input Data Setup Time		20.6	_	ns
SPI <sub>2</sub>	Input Data Hold Time	Master Mode	0	_	ns
SPI <sub>3</sub>	Chip Select Active to Serial Clock	Master Mode	_	6.0	ns
SPI <sub>4</sub>	Output Data Setup Time		_	0.2	ns
SPI <sub>5</sub>	Serial Clock to Chip Select Inactive		_	0	ns
SPI <sub>6</sub>	SPCK falling to MISO		4.4 <sup>(1)</sup>	20.7 <sup>(1)</sup>	ns
SPI <sub>7</sub>	MOSI Setup time before SPCK rises		7.6	_	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises		3.1	_	ns
SPI <sub>9</sub>	SPCK rising to MISO		5.6 <sup>(1)</sup>	20.6 <sup>(1)</sup>	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls		0.8	_	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls	Slave Mode	0	_	ns
SPI <sub>12</sub>	NPCS0 setup to SPCK rising		10.2	_	ns
SPI <sub>13</sub>	NPCS0 hold after SPCK falling		1.9	-	ns
SPI <sub>14</sub>	NPCS0 setup to SPCK falling		11.0	-	ns
SPI <sub>15</sub>	NPCS0 hold after SPCK rising		2.2	_	ns
SPI <sub>16</sub>	NPCS0 falling to MISO valid		_	18.9	ns

Notes: 1. For output signals, Min and Max access time must be extracted. The Min access time is the time between the SPCK rising or falling edge and the signal change. The Max access time is the time between the SPCK rising or falling edge and the signal stabilization. Figure 48-11 illustrates Min and Max accesses for SPI<sub>2</sub>. The same applies to SPI<sub>5</sub>, SPI<sub>6</sub>, and SPI<sub>9</sub>.

#### 49. **Mechanical Characteristics**

#### 49.1 **Package Drawings**

Figure 49-1. 324-ball TFBGA Package Drawing



# NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE CONTACT BALLS.
- 3. DIMENSION 'A' INCLUDES STANDOFF HEIGHT 'A1',
  PACKAGE BODY THICKNESS AND LID HEIGHT, BUT DOES
  NOT INCLUDE ATTACHED FEATURES.
  4. DIMENSION 'b' IS MEASURED AT THE MAXIMUM BALL
  DIAMETER, PARALLEL TO PRIMARY DATUM C.
  5. PARALLELISM MEASURMENT SHALL EXCLUDE ANY EFFECT
  OF MARK ON TOP SURFACE OF PACKAGE.

ALL DIMENSIONS ARE IN MILLIMETERS.						
SYMBOL	SYMBOL MILLIMETER				INCH	
	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.20			0.0472
A1	0.16	0.21	0.26	0.0063	0.0083	0.0102
A2	0.72	0.76	0.80	0.0283	0.0299	0.0315
А3	0	.50 BASI	0	0.0	197 BAS	IC
D	14.95	15.00	15.05	0.5886	0.5906	0.5926
D1	1	3.60 BAS	SIC	0.5	354 BASI	С
E	14.95	15.00	15.05	0.5886	0.5906	0.5926
E1	13.60 BASIC			0.5354 BASIC		
SD	0	.40 BASI	С	0.0	157 BAS	IC
SE	0	.40 BASI	0	0.0	157 BAS	SIC
е	0	.80 BASI	0	0.0315		
b	0.25	0.30	0.35	0.0098	0.0118	0.0138
aaa		0.15			0.0059	
bbb	0.20				0.0079	
ccc	0.20				0.0079	
ddd		0.08			0.0031	
eee	0.15				0.0059	
fff		0.08			0.0031	



# Table 49-1. Package Information

Ball Land	0.375 mm +/- 0.05
Soldering Mask Opening	0.275 mm +/- 0.03
Solder Mask Definition	Solder Mask Defined

# Table 49-2. Device and 324-ball TFBGA Package Maximum Weight

400	mg	
	-	

# Table 49-3. 324-ball TFBGA Package Characteristics

Moisture Sensitivity Level	3

# Table 49-4. Package Reference

JEDEC Drawing Reference	MO-210
JESD97 Classification	e1

This package respects the recommendations of the NEMI User Group.

# 49.2 Soldering Profile

Table 49-5 gives the recommended soldering profile from J-STD-020C.

Table 49-5. Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/sec. max.
Preheat Temperature 175°C ±25°C	180 sec. max.
Temperature Maintained Above 217°C	60 sec. to 150 sec.
Time within 5°C of Actual Peak Temperature	20 sec. to 40 sec.
Peak Temperature Range	260 +0 °C
Ramp-down Rate	6°C/sec. max.
Time 25°C to Peak Temperature	8 min. max.

Note: It is recommended to apply a soldering temperature higher than 250°C.

A maximum of three reflow passes is allowed per component.

# 50. Marking

All devices are marked with the Atmel logo and the ordering code.

Additional marking may be in one of the following formats:

YYWW V XXXXXXXXX <u>ARM</u>

#### where

"YY": manufactory year"WW": manufactory week

"V": revision

"XXXXXXXXXX": lot number



# 51. Ordering Information

Table 51-1. AT91SAM9G46 Ordering Information

Ordering Code	Package	Carrier Type	Operating Temperature Range
AT91SAM9G46B-CU	TFBGA324	Tray	Industrial -40°C to 85°C

# 52. Errata

# 52.1 SAM9G46 Errata - Rev. A Parts

#### 52.1.1 Boot ROM

#### 52.1.1.1 Boot ROM: NAND Flash boot does not support ECC Correction

The boot ROM allows booting from block 0 of a NAND Flash connected on CS3. However, the boot ROM does not feature ECC correction on a NAND Flash.

Most of the NAND Flash vendors do not guarantee anymore that block 0 is error free. Therefore we advise to locate the bootstrap program into another device supported by the boot ROM (DataFlash, Serial Flash, SDCARD or EEPROM), and to implement a NAND Flash access with ECC.

#### Problem Fix/Workaround

None.

#### 52.1.1.2 Boot ROM: Boot issue on AT45-series SPI DataFlash

The boot from AT45-series SPI DataFlash is not functional except for the AT45DB321D. Future revisions of the AT45DB321D might not be functional either.

#### **Problem Fix/Workaround**

Use AT25-series serial Flash instead.

# 52.1.2 Error Correction Code Controller (ECC)

#### 52.1.2.1 ECC: Computation with a 1 clock cycle long NRD/NWE pulse

If the SMC is programmed with NRD/NWE pulse length equal to 1 clock cycle, ECC can't compute the parity.

### Problem Fix/Workaround

It is recommended to program SMC with a value superior to 1.

# 52.1.2.2 ECC: Uncomplete parity status when error in ECC parity

When a single correctable error is detected in ECC value, the error is located in ECC Parity register's field which contains a 1 in the 24 least significant bits, except when the error is located in the 12th or the 24th bit. In this case, these bits are always stuck at 0.

A Single correctable error is detected but it is impossible to correct it.

#### Problem Fix/Workaround

None.

# 52.1.2.3 ECC: Unsupported ECC per 512 words

1 bit ECC per 512 words is not functional.

#### Problem Fix/Workaround

Perform the ECC computation by software.

#### 52.1.2.4 ECC: Unsupported hardware ECC on 16-bit Nand Flash

Hardware ECC on 16-bit Nand Flash is not supported.

# **Problem Fix/Workaround**

Perform the ECC by software.



# 52.1.3 Ethernet MAC 10/100 (EMAC)

#### 52.1.3.1 EMAC: Setup Timing Violation in RMII Mode

A setup timing violation occurs when using the EMAC in RMII mode only with I/Os in a 1.8V range [1.65V:1.95V] and when the line load exceeds 20 pF. The RMII mode is fully functional with I/Os in a 3.3V range [3.0V:3.6V].

#### Problem Fix/Workaround

None

#### 52.1.4 Pulse Width Modulation Controller (PWM)

#### 52.1.4.1 PWM: Zero Period

It is impossible to update a period equal to 0 by using the PWM\_CUPD register.

#### **Problem Fix/Workaround**

None

# 52.1.5 RSTC: Software Reset During DDRAM Accesses

#### 52.1.5.1 Software reset during DDRAM access

When a software reset (CPU and peripherals) occurs during DDRAM read access, the CPU will stop the DDRAM clock.

The DDRAM maintains the data on the bus until the clock restarts. This will create a bus conflict if another memory, sharing the external bus with the DDRAM, is accessed prior to completion of the read access to the DDRAM. Such a conflict will occur when the device boots out of an external NAND or NOR Flash following a software reset.

#### Problem Fix/Workaround

- 1) Boot from serial Flash
- 2) Before generating the software reset, the user must ensure that all the accesses to DDRAM are completed and then put the DDRAM in self-refresh mode. The routine to generate the software reset must be located in internal SRAM or in the ARM cache memory.

# 52.1.6 Static Memory Controller (SMC)

#### 52.1.6.1 SMC: SMC Delay Access

In this document, the access is "Read/Write" in the Register Mapping table (SMC\_DELAY1 to SMC\_DELAY8 rows), and in the SMC DELAY I/O Register.

The current access is "Write-only".

#### **Problem Fix/Workaround**

None

# 52.1.7 Serial Synchronous Controller (SSC)

### 52.1.7.1 SSC: Data sent without any frame synchro

When SSC is configured with the following conditions:

- RF is in input,
- TD is synchronized on a receive START (any condition: START field = 2 to 7)
- TF toggles at each start of data transfer
- Transmit STTDLY = 0
- Check TD and TF after a receive START

The data is sent but there is not any toggle of the TF line.



#### **Problem Fix/Workaround**

Transmit STTDLY must be different from 0.

#### 52.1.7.2 SSC: Unexpected delay on TD output

When SSC is configured with the following conditions:

- TCMR.STTDLY more than 0
- RCMR.START = Start on falling edge/Start on Rising edge/Start on any edge
- RFMR.FSOS = None (input)
- TCMR.START = Receive Start

Unexpected delay of 2 or 3 system clock cycles is added to TD output.

#### **Problem Fix/Workaround**

None


#### 52.1.8 Touchscreen (TSADCC)

#### 52.1.8.1 TSADCC: Pen detect accuracy is not good

Depending on LCD panels, the pen detect is noisy, leading to an unpredictable behavior.

#### **Problem Fix/Workaround**

An additional resistor solves the problem. Its value (between 100 k $\Omega$  and 250 k $\Omega$ ) is to be tuned for the LCD panel.



# 52.1.9 USB High Speed Host Port (UHPHS) and Device Port (UDPHS)

# 52.1.9.1 UHPHS/UDPHS: USB Does Not Start after Power-up

The USB may not start properly at first use after power-up.

Booting out of the internal ROM fixes this issue because the workaround below is applied in the ROM Code.

# **Problem Fix/Workaround**

There are two possible workarounds:

1. Apply a hardware reset (NRST) after power-up

or:

- 2. Activate the PLLUTMI twice, following the procedure below:
  - a. Start The UTMI PLL an wait for the PLL lock bit
  - b. Disable the UTMI PLL and wait 10  $\mu$  seconds minimum
  - c. Restart the UTMI PLL and wait for the PLL Lock bit



Below is a possible implementation of the workaround:

```
/* First enable the UTMI PLL */
AT91C_BASE_PMC->CKGR_UCKR |= (AT91C_CKGR_UCKR_PLLCOUNT & (0x3 << 20)) |
AT91C CKGR UCKR UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
/* Disable the PLLUTMI and wait 10µs min*/
AT91C_BASE_PMC->CKGR_UCKR &= ~AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while(tmp++ < DELAY2); // DELAY2 must be defined to fit the 10 µs min;
/* Re- enable the UTMI PLL and wait for the PLL lock status*/
AT91C BASE PMC->CKGR UCKR |= (AT91C CKGR UCKR PLLCOUNT & (0x3 << 20)) |
AT91C CKGR UCKR UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
```

# 52.1.9.2 UHPHS/UDPHS: Bad Lock of the USB High speed transceiver DLL

The DLL used to oversample the incoming bitstream may not lock in the correct phase, leading to a bad reception of the incoming packets.

This issue may occur after the USB device resumes from the Suspend mode.

The DLL is used only in the High Speed mode, meaning the Full Speed mode is not impacted by this issue.

This issue may occur on the USB device after a reset leading to a SAM-BA connection issue.

#### Problem Fix/Workaround:

To prevent a SAM-BA execution issue, the USB device must be connected via a USB Full Speed hub to the PC.

At application level, the DLL can be re-initialized in the correct state by toggling the BIASEN bit (high -> low -> high) when resuming from the Suspend mode.

The BIASEN bit is located in the CKGR\_UCKR in PMC user interface.

The function below can be used to generate the pulse on the bias signal.

```
void generate_pulse_bias(void)
{
unsigned int * pckgr_uckr = (unsigned int *) 0xFFFFFC1C;
* pckgr_uckr &= ~AT91_PMC_BIASEN;
* pckgr_uckr |= AT91_PMC_BIASEN;
}
```

In the USB device driver, the generate\_pulse\_bias function must be implemented in the "USB end of reset" and "USB end of resume" interrupts.



# 52.2 SAM9G46 Errata - Rev. B Parts

#### 52.2.1 Boot ROM

#### 52.2.1.1 Boot ROM: NAND Flash boot does not support ECC Correction

The boot ROM allows booting from block 0 of a NAND Flash connected on CS3. However, the boot ROM does not feature ECC correction on a NAND Flash.

Most of the NAND Flash vendors do not guarantee anymore that block 0 is error free. Therefore we advise to locate the bootstrap program into another device supported by the boot ROM (DataFlash, Serial Flash, SDCARD or EEPROM), and to implement a NAND Flash access with ECC.

#### Problem Fix/Workaround

None.

#### 52.2.1.2 Boot ROM: Boot issue on AT45-series SPI dataflash

The boot from AT45-series SPI DataFlash is not functional except for the AT45DB321D. Future revisions of the AT45DB321D might not be functional either.

#### **Problem Fix/Workaround**

Use AT25-series serial Flash instead.

#### 52.2.2 Error Correction Code Controller (ECC)

# 52.2.2.1 ECC: Computation with a 1 clock cycle long NRD/NWE pulse

If the SMC is programmed with NRD/NWE pulse length equal to 1 clock cycle, ECC can't compute the parity.

#### **Problem Fix/Workaround**

It is recommended to program SMC with a value superior to 1.

#### 52.2.2.2 ECC: Uncomplete parity status when error in ECC parity

When a single correctable error is detected in ECC value, the error is located in ECC Parity register's field which contains a 1 in the 24 least significant bits, except when the error is located in the 12th or the 24th bit. In this case, these bits are always stuck at 0.

A Single correctable error is detected but it is impossible to correct it.

#### Problem Fix/Workaround

None.

# 52.2.2.3 ECC: Unsupported ECC per 512 words

1 bit ECC per 512 words is not functional.

# Problem Fix/Workaround

Perform the ECC computation by software.

# 52.2.2.4 ECC: Unsupported hardware ECC on 16-bit Nand Flash

Hardware ECC on 16-bit Nand Flash is not supported.

### **Problem Fix/Workaround**

Perform the ECC by software.



# 52.2.3 Ethernet MAC 10/100 (EMAC)

#### 52.2.3.1 EMAC: Setup Timing Violation in RMII Mode

A setup timing violation occurs when using the EMAC in RMII mode only with I/Os in a 1.8V range [1.65V:1.95V] and when the line load exceeds 20 pF. The RMII mode is fully functional with I/Os in a 3.3V range [3.0V:3.6V].

#### Problem Fix/Workaround

None

#### 52.2.4 Pulse Width Modulation Controller PWM)

#### 52.2.4.1 PWM: Zero Period

It is impossible to update a period equal to 0 by using the PWM\_CUPD register.

#### **Problem Fix/Workaround**

None

# 52.2.5 RSTC: Software Reset During DDRAM Accesses

#### 52.2.5.1 Software reset during DDRAM access

When a software reset (CPU and peripherals) occurs during DDRAM read access, the CPU will stop the DDRAM clock.

The DDRAM maintains the data on the bus until the clock restarts. This will create a bus conflict if another memory, sharing the external bus with the DDRAM, is accessed prior to completion of the read access to the DDRAM. Such a conflict will occur when the device boots out of an external NAND or NOR Flash following a software reset.

#### Problem Fix/Workaround

- 1) Boot from serial Flash
- 2) Before generating the software reset, the user must ensure that all the accesses to DDRAM are completed and then put the DDRAM in self-refresh mode. The routine to generate the software reset must be located in internal SRAM or in the ARM cache memory.

# 52.2.6 Static Memory Controller (SMC)

#### 52.2.6.1 SMC: SMC Delay Access

In this document, the access is "Read/Write" in the Register Mapping table (SMC\_DELAY1 to SMC\_DELAY8 rows), and in the SMC DELAY I/O Register.

The current access is "Write-only".

#### **Problem Fix/Workaround**

None



# 52.2.7 Serial Synchronous Controller (SSC)

#### 52.2.7.1 SSC: Data sent without any frame synchro

When SSC is configured with the following conditions:

- RF is in input,
- TD is synchronized on a receive START (any condition: START field = 2 to 7)
- TF toggles at each start of data transfer
- Transmit STTDLY = 0
- Check TD and TF after a receive START,

The data is sent but there is not any toggle of the TF line

#### **Problem Fix/Workaround**

Transmit STTDLY must be different from 0.

# 52.2.7.2 SSC: Unexpected delay on TD output

When SSC is configured with the following conditions:

- TCMR.STTDLY more than 0
- RCMR.START = Start on falling edge/Start on Rising edge/Start on any edge
- RFMR.FSOS = None (input)
- TCMR.START = Receive Start

Unexpected delay of 2 or 3 system clock cycles is added to TD output.

# **Problem Fix/Workaround**

None


# 52.2.8 Touchscreen (TSADCC)

# 52.2.8.1 TSADCC: Pen detect accuracy is not good

Depending on LCD panels, the pen detect is noisy, leading to an unpredictable behavior.

#### **Problem Fix/Workaround**

An additional resistor solves the problem. Its value (between 100 k $\Omega$  and 250 k $\Omega$ ) is to be tuned for the LCD panel.





# 52.2.9 USB High Speed Host Port (UHPHS) and Device Port (UDPHS)

# 52.2.9.1 UHPHS/UDPHS: USB Does Not Start after Power-up

The USB may not start properly at first use after power-up.

Booting out of the internal ROM fixes this issue because the workaround below is applied in the ROM Code.

#### Problem Fix/Workaround

There are two possible workarounds:

1. Apply a hardware reset (NRST) after power-up

or:

- 2. Activate the PLLUTMI twice, following the procedure below:
  - a. Start The UTMI PLL an wait for the PLL lock bit
  - b. Disable the UTMI PLL and wait 10 µ seconds minimum
  - c. Restart the UTMI PLL and wait for the PLL Lock bit

Below is a possible implementation of the workaround:

```
/* First enable the UTMI PLL */
AT91C_BASE_PMC->CKGR_UCKR |= (AT91C_CKGR_UCKR_PLLCOUNT & (0x3 << 20)) |
AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
/* Disable the PLLUTMI and wait 10µs min*/
AT91C_BASE_PMC->CKGR_UCKR &= ~AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while(tmp++ < DELAY2); // DELAY2 must be defined to fit the 10 µs min;
/* Re- enable the UTMI PLL and wait for the PLL lock status*/
AT91C_BASE_PMC->CKGR_UCKR |= (AT91C_CKGR_UCKR_PLLCOUNT & (0x3 << 20)) |
AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
```

# 52.2.9.2 UHPHS/UDPHS: Bad Lock of the USB High speed transceiver DLL

The DLL used to oversample the incoming bitstream may not lock in the correct phase, leading to a bad reception of the incoming packets.

This issue may occur after the USB device resumes from the Suspend mode.

The DLL is used only in the High Speed mode, meaning the Full Speed mode is not impacted by this issue.

This issue may occur on the USB device after a reset leading to a SAM-BA connection issue.

#### **Problem Fix/Workaround:**

To prevent a SAM-BA execution issue, the USB device must be connected via a USB Full Speed hub to the PC.

At application level, the DLL can be re-initialized in the correct state by toggling the BIASEN bit (high -> low -> high) when resuming from the Suspend mode.

The BIASEN bit is located in the CKGR UCKR in the PMC user interface.

The function below can be used to generate the pulse on the bias signal.

```
void generate_pulse_bias(void)
{
unsigned int * pckgr_uckr = (unsigned int *) 0xFFFFFC1C;
* pckgr_uckr &= ~AT91_PMC_BIASEN;
```



```
* pckgr_uckr |= AT91_PMC_BIASEN;
}
```

In the USB device driver, the generate\_pulse\_bias function must be implemented in the "USB end of reset" and "USB end of resume" interrupts.



# 52.3 SAM9G46 Errata - Rev. C Parts

#### 52.3.1 Boot ROM

#### 52.3.1.1 Boot ROM: NAND Flash boot does not support ECC Correction

The boot ROM allows booting from block 0 of a NAND Flash connected on CS3. However, the boot ROM does not feature ECC correction on a NAND Flash.

Most of the NAND Flash vendors do not guarantee anymore that block 0 is error free. Therefore we advise to locate the bootstrap program into another device supported by the boot ROM (DataFlash, Serial Flash, SDCARD or EEPROM), and to implement a NAND Flash access with ECC.

#### Problem Fix/Workaround

None.

#### 52.3.1.2 Boot ROM: SD Card Boot is not functional

The SD card boot functionality does not work due to an issue in the ROM Code.

#### Problem Fix/Workaround

The SD card boot functionality can be restored by connecting EBI D0 and EBI D6 via 10 K $\Omega$  resistors:

- 1. EBI\_D0 should be connected to ground.
- 2. EBI D6 should be connected to VDDIOM.

# 52.3.2 Error Correction Code Controller (ECC)

# 52.3.2.1 ECC: Computation with a 1 clock cycle long NRD/NWE pulse

If the SMC is programmed with NRD/NWE pulse length equal to 1 clock cycle, ECC can't compute the parity.

#### Problem Fix/Workaround

It is recommended to program SMC with a value superior to 1.

# 52.3.2.2 ECC: Uncomplete parity status when error in ECC parity

When a single correctable error is detected in ECC value, the error is located in ECC Parity register's field which contains a 1 in the 24 least significant bits, except when the error is located in the 12th or the 24th bit. In this case, these bits are always stuck at 0.

A Single correctable error is detected but it is impossible to correct it.

#### **Problem Fix/Workaround**

None.

# 52.3.2.3 ECC: Unsupported ECC per 512 words

1 bit ECC per 512 words is not functional.

#### **Problem Fix/Workaround**

Perform the ECC computation by software.

#### 52.3.2.4 ECC: Unsupported hardware ECC on 16-bit Nand Flash

Hardware ECC on 16-bit Nand Flash is not supported.

# Problem Fix/Workaround

Perform the ECC by software.



# 52.3.3 Ethernet MAC 10/100 (EMAC)

#### 52.3.3.1 EMAC: Setup Timing Violation in RMII Mode

A setup timing violation occurs when using the EMAC in RMII mode only with I/Os in a 1.8V range [1.65V:1.95V] and when the line load exceeds 20 pF. The RMII mode is fully functional with I/Os in a 3.3V range [3.0V:3.6V].

#### **Problem Fix/Workaround**

None

#### 52.3.4 Pulse Width Modulation Controller PWM)

#### 52.3.4.1 PWM: Zero Period

It is impossible to update a period equal to 0 by using the PWM\_CUPD register.

#### **Problem Fix/Workaround**

None

# 52.3.5 RSTC: Software Reset During DDRAM Accesses

#### 52.3.5.1 Software reset during DDRAM access

When a software reset (CPU and peripherals) occurs during DDRAM read access, the CPU will stop the DDRAM clock.

The DDRAM maintains the data on the bus until the clock restarts. This will create a bus conflict if another memory, sharing the external bus with the DDRAM, is accessed prior to completion of the read access to the DDRAM. Such a conflict will occur when the device boots out of an external NAND or NOR Flash following a software reset.

#### Problem Fix/Workaround

- 1) Boot from serial Flash
- 2) Before generating the software reset, the user must ensure that all the accesses to DDRAM are completed and then put the DDRAM in self-refresh mode. The routine to generate the software reset must be located in internal SRAM or in the ARM cache memory.

# 52.3.6 Static Memory Controller (SMC)

#### 52.3.6.1 SMC: SMC Delay Access

In this document, the access is "Read/Write" in the Register Mapping table (SMC\_DELAY1 to SMC\_DELAY8 rows), and in the SMC DELAY I/O Register.

The current access is "Write-only".

#### **Problem Fix/Workaround**

None



# 52.3.7 Serial Synchronous Controller (SSC)

# 52.3.7.1 SSC: Data sent without any frame synchro

When SSC is configured with the following conditions:

- RF is in input,
- TD is synchronized on a receive START (any condition: START field = 2 to 7)
- TF toggles at each start of data transfer
- Transmit STTDLY = 0
- Check TD and TF after a receive START,

The data is sent but there is not any toggle of the TF line

#### **Problem Fix/Workaround**

Transmit STTDLY must be different from 0.

# 52.3.7.2 SSC: Unexpected delay on TD output

When SSC is configured with the following conditions:

- TCMR.STTDLY more than 0
- RCMR.START = Start on falling edge/Start on Rising edge/Start on any edge
- RFMR.FSOS = None (input)
- TCMR.START = Receive Start

Unexpected delay of 2 or 3 system clock cycles is added to TD output.

# **Problem Fix/Workaround**

None


# 52.3.8 Touchscreen (TSADCC)

# 52.3.8.1 TSADCC: Pen detect accuracy is not good

Depending on LCD panels, the pen detect is noisy, leading to an unpredictable behavior.

#### **Problem Fix/Workaround**

An additional resistor solves the problem. Its value (between 100 k $\Omega$  and 250 k $\Omega$ ) is to be tuned for the LCD panel.





# 52.3.9 USB High Speed Host Port (UHPHS) and Device Port (UDPHS)

#### 52.3.9.1 UHPHS/UDPHS: USB Does Not Start after Power-up

The USB may not start properly at first use after power-up.

Booting out of the internal ROM fixes this issue because the workaround below is applied in the ROM Code.

#### Problem Fix/Workaround

There are two possible workarounds:

1. Apply a hardware reset (NRST) after power-up

or:

- 2. Activate the PLLUTMI twice, following the procedure below:
  - a. Start The UTMI PLL an wait for the PLL lock bit
  - b. Disable the UTMI PLL and wait 10 µ seconds minimum
  - c. Restart the UTMI PLL and wait for the PLL Lock bit

Below is a possible implementation of the workaround:

```
/* First enable the UTMI PLL */
AT91C_BASE_PMC->CKGR_UCKR |= (AT91C_CKGR_UCKR_PLLCOUNT & (0x3 << 20)) |
AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
/* Disable the PLLUTMI and wait 10µs min*/
AT91C_BASE_PMC->CKGR_UCKR &= ~AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while(tmp++ < DELAY2); // DELAY2 must be defined to fit the 10 µs min;
/* Re- enable the UTMI PLL and wait for the PLL lock status*/
AT91C_BASE_PMC->CKGR_UCKR |= (AT91C_CKGR_UCKR_PLLCOUNT & (0x3 << 20)) |
AT91C_CKGR_UCKR_UPLLEN;
tmp = 0;
while (((AT91C_BASE_PMC->PMC_SR & AT91C_PMC_SR_LOCKU) == 0) && (tmp++ <
DELAY));
```



#### **Revision History 53.**

In the tables that follow, the most recent version appears first.

Table 53-1. SAM9G46 Datasheet Rev. 11028G Revision History

Date	Changes			
	General formatting and editorial changes throughout			
	Section 1. "Block Diagram"			
	Figure 1-1 "SAM9G46 Block Diagram": added label "Backup Section"			
	Section 4. "Power Considerations"			
	Added Section 4.2 "Power Sequence Requirements" (transferred content from Section 48.12 "Core Power Supply POR Characteristics")			
	Section 5. "Memories"			
	Section 5.2.2 "TCM Interface": in first sentence, "can be allocated to two areas" corrected to "can be allocated to three areas"			
	Section 5.3.1 "I/O Drive Selection": "EBI_CSA register" corrected to "CCFG_EBICSA register"			
	Section 7. "Peripherals"			
	Section 7.4 "Peripheral Signals Multiplexing on I/O Lines": below last paragraph, deleted sentence "To amend EMC, programmable delay has been inserted on PIO lines able to run at high speed"			
	Section 8. "ARM926EJ-S Processor Overview"			
	Section 8.4.10 "Thumb Instruction Set Overview": deleted sentence "Table 5 shows the Thumb instruction set, for further details, see the ARM Technical Reference Manual"			
	Section 10. "Boot Strategies"			
	Deleted sentence "For optimization purpose, nothing else is done."			
	Section 10.5.3.2 "USB Class": removed reference to "Windows XP"			
	Section 13. "Real-time Clock (RTC)"			
08-Dec-15	Section 13.2 "Embedded Characteristics": deleted bullet "Control of alarm and update Time/Calendar Data In"			
	Table 13-1 "Register Mapping": RTC_CALR offset value '0x01819819' corrected to '0x01210720'			
	Section 18. "Bus Matrix (MATRIX)"			
	Removed reset value from register description sections in Section 18.7.6 "Chip Configuration User Interface" (reset values provided in Table 18-7 "Register Mapping (Chip Configuration User Interface)")			
	Section 19. "External Memories"			
	Table 19-4 "EBI Pins and External Static Devices Connections":			
	- added footnote to pins BE0–BE3			
	- in last two rows, changed two instances of "NLB" to "NUB"			
	Section "CFCE1 and CFCE2 Signals": updated content describing DBW field configuration			
	Added Figure 19-9 "NAND Flash Signal Multiplexing on EBI Pins"			
	Section 21. "DDR SDR SDRAM Controller (DDRSDRC)"			
	Section 21.1 "Description": updated note at end of section			
	Added Section 21.2 "Embedded Characteristics"			
	Section 21.4: changed title from "Product Dependencies" to "Initialization Sequence"			
	Section 21.4.1 "SDR-SDRAM Initialization": updated steps 2 and 10			
	Section 21.4.2 "Low-power DDR1-SDRAM Initialization": updated steps 2 and 11; replaced step 12 with standard text			
	Section 21.4.3 "DDR2-SDRAM Initialization": updated steps 2, 7, and 21			
	Figure 21-12 "Single Read Access, Row Closed, Latency = 3, DDR2-SDRAM Device": in diagram, inserted additional cycle ("Latency = 2" corrected to "Latency = 3")			



Table 53-1. SAM9G46 Datasheet Rev. 11028G Revision History (Continued)

Date	Changes
	Section 21. "DDR SDR SDRAM Controller (DDRSDRC)" (cont'd)
	Table 21-8 "Register Mapping":
	- three registers "DDRSDRC Timingx" renamed to "DDRSDRC Timing Parameter x"
	- four registers "DDRSDRC Delay I/O" moved from offset range 0x34–0x40 to 0x40–0x4C
	- offset range 0x50–0xE0 defined as reserved
	Added addresses to register description sections
	Section 21.8.3 "DDRSDRC Configuration Register":
	- updated note in DLL bit description ("found only in DDR1-SDRAM" changed to "found only in DDR2-SDRAM")
	- added note "This field is found only in DDR2-SDRAM devices" to DIS_DLL bit description
	- added note "This field is found only in DDR2-SDRAM devices" to OCD bit description
	- updated EBISHARE bit description
	- "Low-power DDR-SDRAM" changed to "Low-power DDR1-SDRAM" in ACTBST bit description
	Section 21.8.4 "DDRSDRC Timing Parameter 0 Register": updated TWTR field description
	Section 21.8.5 "DDRSDRC Timing Parameter 1 Register": updated descriptions of fields TXSNR, TXSRD, and TXP
	Section 21.8.7 "DDRSDRC Low-power Register": updated TIMEOUT field description
	Section 21.8.10 "DDRSDRC High Speed Register": updated DIS_ANTICIP_READ bit description
	Section 21.8.11 "DDRSDRC DELAY I/O Register": updated DELAYx field description
	Section 22. "Error Correction Code Controller (ECC)"
08-Dec-15	Table 22-1 "Register Mapping": removed reset value from ECC_CR (register is write-only)
	Section 23. "Peripheral DMA Controller (PDC)"
	Table 23-2 "Register Mapping": removed reset value from PERIPH_PTCR (register is write-only)
	Section 25. "Power Management Controller (PMC)"
	Table 25-2 "Register Mapping":
	- "UTMI Clock Register" corrected to "UTMI Clock Configuration Register"
	- access for PMC_PLLICPR changed from "Write-only" to "Read/Write"
	Section 25.12.18 "PLL Charge Pump Current Register": access changed from "Write-only" to "Read/Write"
	Section 26. "Advanced Interrupt Controller (AIC)"
	Removed reset value from register description sections (reset values provided in Table 26-3 "Register Mapping")
	Section 28. "Serial Peripheral Interface (SPI)"
	Section 28.7.4 "SPI Slave Mode": at end of section, deleted sentence referencing Underrun Error Status Flag (UNDES)
	Section 28.8.5 "SPI Status Register": removed UNDES bit
	Section 28.8.6 "SPI Interrupt Enable Register": removed UNDES bit
	Section 28.8.7 "SPI Interrupt Disable Register": removed UNDES bit
	Section 28.8.8 "SPI Interrupt Mask Register": removed UNDES bit
	Section 30. "Two-wire Interface (TWI)"
	Table 30-6 "Register Mapping": removed reset value from TWI_THR (register is write-only)
	Removed reset value from register description sections (reset values provided in Table 30-6 "Register Mapping")



Table 53-1. SAM9G46 Datasheet Rev. 11028G Revision History (Continued)

	Section 32. "Universal Synchronous Asynchronous Receiver Transmitter (USART)"
	Table 32-8 "Possible Values for the Fi/Di Ratio": in top row, "774" corrected to "744"
	Table 32-13 "IrDA Baud Rate Error": in header row, added "bit/s" to Baud Rate and added "µs" to Pulse Time
	Section 32.7.8.7 "Slave Node Synchronization": in list of parameters, instance of "OVER = 0 => 8X" corrected to "OVER = 1 => 8X"
	Table 32-17 "Register Mapping": added reset value 0x0 to US_MR, US_CSR, US_NER
	Removed reset value from Section 32.8.12 "USART FI DI RATIO Register" (reset values provided in Table 32-17 "Register Mapping")
	Section 33. "Synchronous Serial Controller (SSC)"
	Section 33.7.1.1 "Clock Divider": at end of section, deleted untitled Table 34-4
	Section 35. "High Speed Multimedia Card Interface (HSMCI)"
	Updated Section 35.2 "Embedded Characteristics"
	Section 35.8.1 "Command - Response Operation": updated text and Figure 35-7 "Command/Response Functional Flow Diagram" with "busy indication" and "NOTBUSY" flag
	Added Section 35.13 "Write Protection Registers"
	Table 35-8 "Register Mapping": defined offset range 0x100–0x1FC as reserved; offset range for FIFO Memory Aperture registers updated to 0x200–0x5FC
	Section 35.14.2 "HSMCI Mode Register": added sentence about disabling write protection
	Section 35.14.3 "HSMCI Data Timeout Register": added sentence about disabling write protection; updated field descriptions
	Section 35.14.4 "HSMCI SDCard/SDIO Register": added sentence about disabling write protection; updated field descriptions
	Section 35.14.6 "HSMCI Command Register": updated field descriptions
	Section 35.14.8 "HSMCI Completion Signal Timeout Register": added sentence about disabling write protection; updated field descriptions
	Section 35.14.16 "HSMCI DMA Configuration Register": added sentence about disabling write protection; updated CHKSIZE field description
	Section 35.14.18 "HSMCI Write Protect Mode Register": updated field descriptions
	Section 35.14.19 "HSMCI Write Protect Status Register": updated field descriptions
	Section 35.14.20 "HSMCI FIFOx Memory Aperture": name "HSMCI_FIFO" updated to "HSMCI_FIFOx[x=0255]"
	Section 36. "USB High Speed Host Port (UHPHS)"
	Updated Section 36.5.1 "Power Management"
	Section 37. "USB High Speed Device Port (UDPHS)"
	Deleted three notes below Figure 37-2 "Block Diagram"
	Table 37-5 "Register Mapping": removed UDPHS Name1 Register / UDPHS_IPNAME1, UDPHS Name2 Register / UDPHS_IPNAME2, and UDPHS Features Register / UDPHS_IPFEATURES; defined offset range 0xE4–0xF8 as reserved
	Deleted three sections "UDPHS Name1 Register", "UDPHS Name2 Register", and "UDPHS Features Register"
	Section 38. "Image Sensor Interface (ISI)"
I I	Table 38-9 "Register Mapping": removed reset values from write-only registers; defined offset ranges 0x5C–0xE0 and 0xEC–0xF8 as reserved
	Removed reset value from register description sections (reset values provided in Table 38-9 "Register Mapping")



Table 53-1. SAM9G46 Datasheet Rev. 11028G Revision History (Continued)

Date	Changes
	Section 39. "Touchscreen ADC Controller (TSADCC)"
	Updated Section 39.2 "Embedded Characteristics"
	Figure 39-1 "TSADCC Block Diagram": "ADTRG" corrected to "TSADTRG"; "ADVREF" corrected to "TSADVREF"
	Table 39-4 "Register Mapping": offset range 0x64–0xE0 defined as reserved; reset value 0x0000_0000 added to
	TSADCC_MSCR and TSADCC_WPMR
	Section 39.11.18 "TSADCC Write Protection Mode Register": updated WPEN bit description; added KEY field description
	Section 40. "DMA Controller (DMAC)"
	Inserted heading Section 40.3 "DMA Controller Peripheral Connections" and updated text
	Removed reset value from register description sections (reset values provided in Table 40-3 "Register Mapping")
	Section 43. "True Random Number Generator (TRNG)"
	Removed reset value from Section 43.2.4 "TRNG Interrupt Mask Register", Section 43.2.5 "TRNG Interrupt Status Register", and Section 43.2.6 "TRNG Output Data Register" (reset values provided in Table 43-1 "Register Mapping")
	Section 45. "Triple Data Encryption Standard (TDES)"
	Section 45.3.3 "Last Output Data Mode": deleted sentence "No more Output Data Register reads are necessary between consecutive encryptions/decryptions (see "Last Output Data Mode" on page 1128)."
	Section 47. "LCD Controller (LCDC)"
	Table 47-15 "Register Mapping": removed reset value from write-only registers
	Removed reset value from register description sections (reset values provided in Table 47-15 "Register Mapping")
	Section 48. "Electrical Characteristics"
	Table 48-4 "Power Consumption by Peripheral in Active Mode": added peripherals AES and SHA
	Table 48-5 "Processor Clock Waveform Parameters": added missing footnote
08-Dec-15	Table 48-22 "External Voltage Reference Input": "ADVREF" corrected to "TSADVREF"
	Section 48.12 "Core Power Supply POR Characteristics": transferred sections 48.12.1 "Power Sequence Requirements" and 48.12.2 "Power-Up Sequence" to Section 4.2 "Power Sequence Requirements"
	Section 48.15.1.1 "Maximum SPI Frequency": updated content under "Master Read Mode"
	Section 48.15.1.3 "Timing Extraction": added content relative to MISO and MOSI sampling; inserted Figure 48-6 "MISO Capture in Master Mode"
	Table 48-34 "SPI Timings with 3.3V Peripheral Supply": added "SPI Clock" parameter
	Table 48-37 "SSC Timings with 3.3V Peripheral Supply": updated characteristics for SSC <sub>4</sub> and SSC <sub>7</sub> ; deleted footnote "Timings SSC4 and SSC7 depend on the"
	Table 48-38 "SSC Timings with 1.8V Peripheral Supply": updated characteristics for SSC <sub>4</sub> and SSC <sub>7</sub> ; deleted footnote "Timings SSC4 and SSC7 depend on the"
	Section 48.15.5.2 "Timing Constraints": updated first sentence
	Table 48-45 "RMII Mode": below table, deleted irrelavent note "See Note (2) of Table 48-42."
	Section 48.15.6 "USART in SPI Mode": instances of "UART" corrected to "USART"
	Table 48-48 "USART SPI Timings with 1.8V Peripheral Supply": added footnote relating to SPCK access times
	Section 49. "Mechanical Characteristics"
	Figure 49-1 "324-ball TFBGA Package Drawing": dimension 'E' minimum value 0.5866 inches corrected to 0.5886 inches
	Replaced Table 49-1. "Soldering Information" with Table 49-1 "Package Information"
	Section 51. "Ordering Information"
	Table 51-1 "AT91SAM9G46 Ordering Information": replaced "Package Type" column with "Carrier Type" column
	Section 52. "Errata"
	Deleted sections 52.1.9 USB High Speed Host Port (UHPHS) / 52.1.9.1 "UHPHS: Packet Loss Issue in the UTMI Transceivers"



Doc. Rev 11028F	
Date	Comments
	Updated document format.
16-Oct-14	Updated Section 45. "Triple Data Encryption Standard (TDES)"
16-Oct-14	Added Section 51.3.1.2 "Boot ROM: SD Card Boot is not functional"
	Updated Section 51.3.10.1 "UHPHS/UDPHS: USB Does Not Start after Power-up"

Doc. Rev 11028E	Comments	Change Request Ref.
	In "Description" on page 1, added mention of DBGU	rfo <sup>(1)</sup>
	Corrected acesses to DDR Port 2 in Table 18-3 "SAM9G46 Masters to Slaves Access DDRMP_DIS = 0"and Table 18-4 "SAM9G46 Masters to Slaves Access with DDRMP_DIS = 1 (default)".	8809
	Corrected reset value for "EBI Chip Select Assignment Register"in Table 18-7, "Chip Configuration User Interface" and in Section 18.7.6.3 "EBI Chip Select Assignment Register"	8007
	Update with Rev. B ordering code in Table 50-1 "AT91SAM9G46 Ordering Information"	8551
	In Section 51.2 "SAM9G46 Errata - Rev. A Parts" replace errata Section 52.3.11.1 "PMC: Bad Lock of the USB High speed transceiver DLL" with updated errata Section 51.2.10.2 "UHPHS/UDPHS: Bad Lock of the USB High speed transceiver DLL".	8372
	Insert Section 51.3 "SAM9G46 Errata - Rev. B Parts" on page 1268.	

Doc. Rev 11028D	Comments	Change Request Ref.
110200	Introduction	IXCI.
	Write Protected Registers added in Features	8213
	Comment added in NRST line of Table 2-1 on page 5.	8350
	Boot strategies	
	Table 10-1 added in Section 10.3.2 "Initialization Sequence" on page 58.	8268
	RSTC	
	Comment added in last but one paragraph in Section 11.2 "Embedded Characteristics" on page 70.	8350
	RTC	
	Last sentence clarified in Section 12.5 "Functional Description" on page 84.	7893
	DDRSDRC  Bit 16 DQMS replaced by EBISHARE and corresponding bit definition changed in Section 21.7.3  "DDRSDRC Configuration Register" on page 254.	7899
	SPI Missing flags (UNDES, TXBUFE, RXBUFF, ENDTX, ENDRX) and their definitions added in Section 28.8.5 "SPI Status Register" on page 444, Section 28.8.6 "SPI Interrupt Enable Register" on page 446, Section 28.8.7 "SPI Interrupt Disable Register" on page 447, Section 28.8.8 "SPI Interrupt Mask Register" on page 448.	8247



Doc. Rev 11028D	Comments (Continued)	Change Request Ref.
110200		Nei.
	USART	0044
	Min. CD value for SPI master mode changed from 4 to 6 in Section 32.7.7 "SPI Mode" on page 575.	8344
	AES	
	Added "Write the Mode Register" step in Section 44.4.2.1 "Manual Mode" on page 1107.	8277
	Hardware Counter Measures updated in Section 44.2 "Embedded Characteristics" on page 1105 and in Section 44.4.4.1 "Countermeasures" on page 1110.	rfo <sup>(1)</sup>
	TDES	
	Added "Write the Mode Register" step in Section 45.4.2.1 "Manual Mode" on page 3 and Section 45.4.2.3 "PDC Mode" on page 3.	8277
	3 keys mode restriction added in Section • "KEYMOD: Key Mode" on page 10	8284
	Hardware Counter Measures updated in Section 45.2 "Embedded Characteristics" on page 1 and in Section 45.4.4.1 "Countermeasures" on page 7.	rfo <sup>(1)</sup>
	SHA	
	Mode Register reset value updated to 0x1 in Table 46.5 "Secure Hash Algorithm (SHA) User Interface".	rfo <sup>(1)</sup>
	Electrical Characteristics	
	Current consumption values updated in Table 48-14 on page 1233.	7763
	Values updated for EMAC21 and EMAC22 in Table 48-44 on page 1255.	7981
	Last sentence added in Section 48.12.2 "Power-Up Sequence" on page 1238.	8338
	Errata	
	New errata for EMAC: Section 51.2.8 "Ethernet MAC 10/100 (EMAC)" on page 1265 added.	7981
	New errata for BootROM: Section 51.2.1.2 on page 1263 added.	8080
	New errata for RSTC: Section 51.2.2 "RSTC" on page 1263 added.	8111

Doc. Rev 11028C	Comments	Change Request Ref.
	Introduction	
	Product Line/Product naming convention changed - AT91SAM ARM-based MPU / SAM9G46	rfo <sup>(1)</sup>
	Section 4.1 "Power Supplies", replaced ground pin names by GNDIOM, GNDCORE, GNDANA, GNDIOP, GNDBU, GNDOSC, GNDUTMI.	7332
	Reorganized text describing GND association to power supply pins	rfo <sup>(1)</sup>
	Clock Generator	7000
	Figure 24-2 and Figure 24-5, GND changed to GNDOSC.	7332
	DDRSDRC	7400
	"DDRSDRC Timing 1 Parameter Register",TXSNR field, "Number of cycles is between 0 and 255".	7462
	PMC	7200
	Section 25.4 "Processor Clock Controller", 2nd and 3rd paragraphs edited.	7392
	RTC	7500
	Section 12.6 "Real Time Clock (RTC) User Interface", typo in section title fixed.	7569



Doc. Rev 11028C	Comments (Continued)	Change Request Ref.
	SPI WDRBT variable and conditional text shown, now appearing in Section 28.8.2 "SPI Mode Register"	7508
	TRNG KEY bitfield added to "TRNG Control Register".	7531
	TWI  Section 30. "Two-wire Interface (TWI)", PDC feature removed from the list.	7266
	UHPHS Figure 37-4 "Board Schematic to Interface UHP High-speed Device Controller", GND changed to GNDUTMI.	7332
	UDPHS Figure 38-3 "Board Schematic", GND changed to GNDUTMI.	7332
	Electrical Characteristics  Table 48-23 "Analog Inputs", Input Impedance' changed in 'Input Source Impedance'.  In the footnote below Table 48-7, "Main Oscillator Characteristics", gnd changed to gndosc.  In the figure below, GNDPLL changed to GNDOSC.  'pF' value has to be written this way: 'Pf' and 'pf' removed.	7519 7332 rfo <sup>(1)</sup>
	Errata  Section 51.2.3.1 "ECC: Computation with a 1 clock cycle long NRD/NWE pulse", HECC changed to ECC.	7384
	Section 51.2.9.1 "UHPHS: Packet Loss Issue in the UTMI Transceivers" added.  Section 51.2.10.1 "UHPHS/UDPHS: USB does not start after power-up", a clarifying "Or" added to choices in "Workaround".	7595 7352

Doc. Rev 11028B	Comments	Change Request Ref.
	DDRSDRC	
	In Section 21.4.4.1 "Self Refresh Mode", UDP_EN replaced by UPD_MR.	
	In Section 21.7.7 "DDRSDRC Low-power Register", UPD_MR bitfield added to the table at [21:20].	7089
	In Section 21.7.6 "DDRSDRC Timing 2 Parameter Register": - TRTP bitfield reset value (0> 2) changed.	7146
	- 0 and 15' cycles changed into '0 and 7' in "TRTP: Read to Precharge".	
	- TXARD (>2) and TXARDS (>6) reset values changed.	
	HSMCI	
	Updated bitfields in user interface .	rfo <sup>(1)</sup>
	Electrical Characteristics	
	Section 48.14 "DDRSDRC Timings" edited.	7134
	Section 48.15.1.1 "Maximum SPI Frequency" added.	7173
	Section 48.14 "DDRSDRC Timings" edited.	7193
	Ultra low power Mode value changed in Table 48-3 "Power Consumption for Different Modes"	7195



Doc. Rev 11028B	Comments (Continued)	Change Request Ref.
	ERRATA	
	- "Boot ROM" errata added.	7148
	- 3 "Error Corrected Code Controller (ECC)"errata added: "Incomplete parity status when error in ECC parity", "Unsupported ECC per 512 words" and "Unsupported hardware ECC on 16-bit Nand Flash"	7192
	- "Touch Screen (TSADCC)"errata added.	7165
	- "USB High Speed Host Port (UHPHS)"errata added.	7194

Doc. Rev 11028A	Comments	Change Request Ref.
	First issue	

Note: 1. "rfo" indicates changes requested during document review and approval loop.



## **Table of Contents**

Des	cripti	ion	1		
Fea	tures		2		
1.	Bloc	k Diagram	3		
2.	Signal Description				
3.	Pack	rage and Pinout	11		
	3.1	324-ball TFBGA Package Outline	11		
	3.2	324-ball TFBGA Package Pinout	11		
4.	Pow	er Considerations	14		
	4.1	Power Supplies	14		
	4.2	Power Sequence Requirements	14		
5.	Mem	ories	17		
	5.1	Memory Mapping	18		
	5.2	Embedded Memories	18		
	5.3	I/O Drive Selection and Delay Control.	20		
6.	Syst	em Controller	22		
	6.1	System Controller Mapping	22		
	6.2	System Controller Block Diagram	23		
	6.3	Chip Identification	24		
	6.4	Backup Section	24		
7.	Peri	eripherals			
	7.1	Peripheral Mapping	. 25		
	7.2	Peripheral Identifiers	25		
	7.3	Peripheral Interrupts and Clock Control	26		
	7.4	Peripheral Signals Multiplexing on I/O Lines	26		
8.	ARM	l926EJ-S Processor Overview	32		
	8.1	Description	32		
	8.2	Embedded Characteristics	33		
	8.3	Block Diagram	34		
	8.4	ARM9EJ-S Processor	35		
	8.5	CP15 Coprocessor	44		
	8.6	Memory Management Unit (MMU)	46		
	8.7	Caches and Write Buffer	48		
	8.8	Tightly-Coupled Memory Interface	50		
	8.9	Bus Interface Unit	51		
9.	SAM	l9G46 Debug and Test	52		
	9.1	Description	52		
	9.2	Embedded Characteristics			
	9.3	Block Diagram	53		
	9.4	Application Examples			
	9.5	Debug and Test Pin Description			
	9.6	Functional Description	56		



10.	Boo	t Strategies 59
	10.1	Boot Program
	10.2	Flow Diagram
	10.3	Device Initialization
	10.4	NVM Boot
	10.5	SAM-BA Monitor
11.	Rese	et Controller (RSTC)
	11.1	Description
	11.2	Embedded Characteristics
	11.3	Block Diagram
	11.4	Functional Description74
	11.5	Reset Controller (RSTC) User Interface
12.	Real	-time Timer (RTT)
	12.1	Description
	12.2	Embedded Characteristics
	12.3	Block Diagram87
	12.4	Functional Description
	12.5	Real-time Timer (RTT) User Interface
13.	Real	-time Clock (RTC)94
	13.1	Description
	13.2	Embedded Characteristics
	13.3	Block Diagram94
	13.4	Product Dependencies
	13.5	Functional Description
	13.6	Real-time Clock (RTC) User Interface
14.	Peri	odic Interval Timer (PIT)111
	14.1	Description
	14.2	Embedded Characteristics
	14.3	Block Diagram111
	14.4	Functional Description
	14.5	Periodic Interval Timer (PIT) User Interface
15.	Wate	chdog Timer (WDT)
	15.1	Description
	15.2	Embedded Characteristics
	15.3	Block Diagram
	15.4	Functional Description
	15.5	Watchdog Timer (WDT) User Interface
16.	Shut	tdown Controller (SHDWC)
	16.1	Description
	16.2	Embedded Characteristics
	16.3	Block Diagram
	16.4	I/O Lines Description
	16.5	Product Dependencies
	16.6	Functional Description
	16.7	Shutdown Controller (SHDWC) User Interface



17.	Gene	eral Purpose Backup Registers (GPBR)	. 131
	17.1	Description	. 131
	17.2	Embedded Characteristics	. 131
	17.3	General Purpose Backup Registers (GPBR) User Interface	. 131
18.	Bus	Matrix (MATRIX)	. 133
	18.1	Description	. 133
	18.2	Embedded Characteristics	. 133
	18.3	Memory Mapping	. 137
	18.4	Special Bus Granting Mechanism	. 137
	18.5	Arbitration	. 138
	18.6	Write Protect Registers	. 141
	18.7	Bus Matrix (MATRIX) User Interface	. 142
19.	Exte	rnal Memories	. 157
	19.1	DDRSDRC0 Multi-port DDRSDR Controller	. 158
	19.2	External Bus Interface (EBI)	. 162
20.	Stati	c Memory Controller (SMC)	. 187
	20.1	Description	
	20.2	I/O Lines Description	
	20.3	Multiplexed Signals	
	20.4	Application Example	
	20.5	Product Dependencies	. 188
	20.6	External Memory Mapping	. 189
	20.7	Connection to External Devices	. 189
	20.8	Standard Read and Write Protocols	. 193
	20.9	Automatic Wait States	. 201
	20.10	Data Float Wait States	. 204
	20.11	External Wait	. 208
	20.12	Slow Clock Mode	. 214
	20.13	Asynchronous Page Mode	. 216
	20.14	Programmable IO Delays	. 219
	20.15	Static Memory Controller (SMC) User Interface	. 220
21.	DDR	SDR SDRAM Controller (DDRSDRC)	. 227
	21.1	Description	. 227
	21.2	Embedded Characteristics	. 228
	21.3	DDRSDRC Module Diagram	. 229
	21.4	Initialization Sequence	. 230
	21.5	Functional Description	. 234
	21.6	Software Interface/SDRAM Organization, Address Mapping	
	21.7	Programmable IO Delays	
	21.8	DDR SDR SDRAM Controller (DDRSDRC) User Interface	. 255
22.	Erro	r Correction Code Controller (ECC)	. 273
	22.1	Description	. 273
	22.2	Block Diagram	. 273
	22.3	Functional Description	. 274
	22.4	Error Correction Code Controller (ECC) User Interface	. 278
	22.5	Registers for 1 ECC for a page of 512/1024/2048/4096 bytes	. 289
	22.6	Registers for 1 ECC per 512 bytes for a page of 512/2048/4096 bytes, 8-bit word	. 291



	22.7	Registers for 1 ECC per 256 bytes for a page of 512/2048/4096 bytes, 8-bit word	299
23.	Perip	oheral DMA Controller (PDC)	315
	23.1	Description	315
	23.2	Embedded Characteristics	315
	23.3	Block Diagram	317
	23.4	Functional Description	318
	23.5	Peripheral DMA Controller (PDC) User Interface	320
24.	Cloc	k Generator	331
	24.1	Description	331
	24.2	Embedded Characteristics	331
	24.3	Slow Clock Crystal Oscillator	332
	24.4	Slow Clock RC Oscillator	332
	24.5	Slow Clock Selection	332
	24.6	Main Oscillator	335
	24.7	Divider and PLLA Block	336
	24.8	UTMI Bias and Phase Lock Loop Programming	337
25.	Powe	er Management Controller (PMC)	338
	25.1	Description	338
	25.2	Embedded Characteristics	338
	25.3	Block Diagram	339
	25.4	Master Clock Controller	340
	25.5	Processor Clock Controller	340
	25.6	USB Device and Host clocks	341
	25.7	LPDDR/DDR2 Clock	341
	25.8	Peripheral Clock Controller	341
	25.9	Programmable Clock Output Controller	342
	25.10	Programming Sequence	342
	25.11	Clock Switching Details	345
		Power Management Controller (PMC) User Interface	
26.	Adva	anced Interrupt Controller (AIC)	368
	26.1	Description	368
	26.2	Embedded Characteristics	368
	26.3	Block Diagram	
	26.4	Application Block Diagram	369
	26.5	AIC Detailed Block Diagram	369
	26.6	I/O Line Description	370
	26.7	Product Dependencies	370
	26.8	Functional Description	371
	26.9	Advanced Interrupt Controller (AIC) User Interface	380
27.	Debu	ıg Unit (DBGU)	399
	27.1	Description	
	27.2	Embedded Characteristics	
	27.3	Block Diagram	
	27.4	Product Dependencies	
	27.5	UART Operations	
		Debug Unit (DBGU) User Interface	408



28.	Seria	al Peripheral Interface (SPI)	424
	28.1	Description	424
	28.2	Embedded Characteristics	424
	28.3	Block Diagram	425
	28.4	Application Block Diagram	426
	28.5	Signal Description	426
	28.6	Product Dependencies	427
	28.7	Functional Description	
	28.8	Serial Peripheral Interface (SPI) User Interface	441
29.	Para	Ilel Input/Output Controller (PIO)	454
	29.1	Description	454
	29.2	Block Diagram	455
	29.3	Product Dependencies	456
	29.4	Functional Description	457
	29.5	I/O Lines Programming Example	463
	29.6	Parallel Input/Output Controller (PIO) User Interface	464
30.	Two	-wire Interface (TWI)	498
	30.1	Description	498
	30.2	Embedded Characteristics	498
	30.3	List of Abbreviations	499
	30.4	Block Diagram	499
	30.5	Application Block Diagram	500
	30.6	Product Dependencies	500
	30.7	Functional Description	501
	30.8	Two-wire Interface (TWI) User Interface	523
31.	Time	er Counter (TC)	538
	31.1	Description	538
	31.2	Embedded Characteristics	
	31.3	Block Diagram	
	31.4	Pin Name List	
	31.5	Product Dependencies	
	31.6	Functional Description	
	31.7	Timer Counter (TC) User Interface	553
32.	Univ	ersal Synchronous Asynchronous Receiver Transmitter (USART)	572
	32.1	Description	572
	32.2	Embedded Characteristics	572
	32.3	Block Diagram	573
	32.4	Application Block Diagram	574
	32.5	I/O Lines Description	574
	32.6	Product Dependencies	575
	32.7	Functional Description	
	32.8	Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface	621
33.	Synd	chronous Serial Controller (SSC)	650
	33.1	Description	650
	33.2	Embedded Characteristics	650
	33.3	Block Diagram	651
	33 4	Application Block Diagram	652



	33.5	Pin Name List	653
	33.6	Product Dependencies	653
	33.7	Functional Description	655
	33.8	SSC Application Examples	666
	33.9	Synchronous Serial Controller (SSC) User Interface	668
34.	Ethe	rnet MAC 10/100 (EMAC)	693
	34.1	Description	
	34.2	Embedded Characteristics	
	34.3	Block Diagram	
	34.4	Functional Description.	
	34.5	Programming Interface	
	34.6	Ethernet MAC 10/100 (EMAC) User Interface	
35.	Hiah	Speed Multimedia Card Interface (HSMCI)	763
	35.1	Description	
	35.2	Embedded Characteristics	
	35.3	Block Diagram	
	35.4	Application Block Diagram	
	35.5	Pin Name List	
	35.6	Product Dependencies	
	35.7	Bus Topology	
	35.8	High Speed MultiMediaCard Operations	
	35.9	SD/SDIO Card Operation	
	35.10	CE-ATA Operation	
		HSMCI Boot Operation Mode	
		HSMCI Transfer Done Timings	
		Write Protection Registers	
	35.14	High Speed MultiMediaCard Interface (HSMCI) User Interface	793
36.	USB	High Speed Host Port (UHPHS)	822
	36.1	Description	
	36.2	Embedded Characteristics	
	36.3	Block Diagram	823
	36.4	Product Dependencies	
	36.5	I/O Lines	824
	36.6	Typical Connection	826
37.	USB	High Speed Device Port (UDPHS)	827
	37.1	Description	827
	37.2	Embedded Characteristics	
	37.3	Block Diagram	829
	37.4	Typical Connection	830
	37.5	Functional Description	831
	37.6	USB High Speed Device Port (UDPHS) User Interface	853
38.	lmag	e Sensor Interface (ISI)	889
	38.1	Description	
	38.2	Embedded Characteristics	
	38.3	Block Diagram	
	38.4	Functional Description	891
	38.5	Image Sensor Interface (ISI) User Interface	899



39.	Touc	chscreen ADC Controller (15ADCC)	929
	39.1	Description	929
	39.2	Embedded Characteristics	930
	39.3	Block Diagram	931
	39.4	Signal Description	931
	39.5	Product Dependencies	932
	39.6	Analog-to-digital Converter Functional Description	932
	39.7	Touchscreen	934
	39.8	Conversion Results	938
	39.9	Conversion Triggers	939
	39.10	Operating Modes	940
	39.11	Touchscreen ADC Controller (TSADCC) User Interface.	947
40.	DMA	Controller (DMAC)	969
	40.1	Description	969
	40.2	Embedded Characteristics	970
	40.3	DMA Controller Peripheral Connections	971
	40.4	Block Diagram	972
	40.5	Functional Description	973
	40.6	DMAC Software Requirements	999
	40.7	DMA Controller (DMAC) User Interface	1000
41.	Puls	e Width Modulation Controller (PWM)	1024
	41.1	Description	1024
	41.2	Embedded Characteristics	1024
	41.3	Block Diagram	1025
	41.4	I/O Lines Description	1025
	41.5	Product Dependencies	1026
	41.6	Functional Description	1027
	41.7	Pulse Width Modulation Controller (PWM) User Interface	1034
42.	AC9	7 Controller (AC97C)	1049
	42.1	Description	
	42.2	Embedded Characteristics	
	42.3	Block Diagram	1050
	42.4	Pin Name List	
	42.5	Application Block Diagram	1051
	42.6	Product Dependencies	
	42.7	Functional Description	
	42.8	AC97 Controller (AC97C) User Interface	
43.	True	Random Number Generator (TRNG)	1084
	43.1	Description	1084
	43.2	True Random Number Generator (TRNG) User Interface	
44.	Adva	anced Encryption Standard (AES)	1092
	44.1	Description	
	44.2	Embedded Characteristics	
	44.3	Product Dependencies	
	44.4	Functional Description	
	44 5	Advanced Encryption Standard (AES) User Interface	1099



45.	Triple Data Encryption Standard (TDES)	1112
	45.1 Embedded Characteristics	1112
	45.2 Product Dependencies	1113
	45.3 Functional Description	1113
	45.4 Triple Data Encryption Standard (TDES) User Interface	1119
46.	Secure Hash Algorithm (SHA)	1135
	46.1 Description	
	46.2 Embedded Characteristics	
	46.3 Product Dependencies	
	46.4 Functional Description.	
	46.5 Secure Hash Algorithm (SHA) User Interface	
47	LCD Controller (LCDC)	44.47
47.	LCD Controller (LCDC)	
	47.1 Description	
	47.2 Embedded Characteristics	
	47.3 Block Diagram	
	47.4 I/O Lines Description	
	47.5 Product Dependencies	
	47.6 Functional Description	
	47.7 Interrupts	
	47.8 Configuration Sequence	
	47.9 Double-buffer Technique	
	47.10 2D Memory Addressing	
	47.11 Register Configuration Guide	
	47.12 LCD Controller (LCDC) User Interface	1174
48.	Electrical Characteristics	1213
	48.1 Absolute Maximum Ratings	1213
	48.2 DC Characteristics	1213
	48.3 Power Consumption	1215
	48.4 Clock Characteristics	1216
	48.5 Main Oscillator Characteristics	1217
	48.6 32 kHz Oscillator Characteristics	1218
	48.7 32 kHz RC Oscillator Characteristics	1219
	48.8 PLL Characteristics	1219
	48.9 I/Os	1220
	48.10 USB HS Characteristics	1221
	48.11 Touchscreen ADC (TSADC)	1222
	48.12 Core Power Supply POR Characteristics	1223
	48.13 SMC Timings	
	48.14 DDRSDRC Timings	
	48.15 Peripheral Timings	
49.	Mechanical Characteristics	1040
<b>→</b> ∂.		
	49.1 Package Drawings	
	49.2 Soldering Profile	1244
50.	Marking	1245
51.	Ordering Information	1246
	·	
32.	Errata	1247



Tah	le of	Contents	
53.	Revi	sion History	1260
	52.3	SAM9G46 Errata - Rev. C Parts	1256
	52.2	SAM9G46 Errata - Rev. B Parts	1251
	52.1	SAM9G46 Errata - Rev. A Parts	1247

















Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-11028G-ATARM-SAM9G46-Datasheet\_08-Dec-15.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right IS GRANDED TO THE INITIATION IN THE STUDY OF THE INDUSTRIES OF THE STUDY OF THE USE OR INDICATE OF THE USE OR INDI BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.