

SC11026 2400 Bit Per Second Modem Analog Peripheral

28-PIN DIP

FEATURES

- □ Complete 2400 bps modem conforming to V.22 bis
- Compatible with CCITT V.22 bis, V.23, V.22, V.21 and Bell 212A and 103 standards
- Analog, digital, and remote digital loopback
- □ Pin compatible with SC11006

GENERAL DESCRIPTION

The SC11026 is a complete 2400 bps modem IC containing all modem functions except the adaptive equalizer. It is used in conjunction with an external controller such as the Sierra SC11021 series ROMless controllers for customized firmware, to implement a 2400 bps full duplex modem, compatible with the CCITT V.22 bis recommendation. The controller performs all

BLOCK DIAGRAM

- Integrated DTMF/Guard Tone Generators, call progress monitor
- □ Contains an on-chip hybrid
- Programmable audio output
- CMOS technology
- □ DIP or PLCC packages

 PACKAGE
 PACKAGE

 1
 28

 2
 27

 3
 226

 5
 224

 1
 222

 1
 222

 1
 221

 1
 12

 10
 18

 12
 11

 13
 16

 15
 SC11026CN

28-PIN PLCC

SC11026

2400

Bit Per

Second

Modem

Analog

Perip

ohera

modem control and handshaking functions as well as the adaptive equalization. The SC11026 is pin compatible with the SC11006 MAP.

The SC11026 operates in 2400 bps QPSK/QAM and 1200 bps PSK as well as 0 to 300 baud FSK modes compatible with Bell 103 and 212A, as well as CCITT V.21, V.22, V.23 and V.22 bis standards. The SC11026 also operates in V.23 answer and originate modes with a buffered DTE interface that allows the DTE to operate at 1200 bps in both directions while the modem operates at 1200/75 bps. When used with the SC11021 controllers, the SC11026 becomes an intelligent modem controlled by the industry standard "AT" command set.



FUNCTIONAL DESCRIPTION OF THE SC11024 MODEM

The SC11026 includes:

- □ Full transmitter consisting of
 - Async to Sync converter
 - Scrambler
 - Data encoder
 - 75% square root of raised cosine pulse shaper
 - Quadrature modulator
 - FSK (Bell 103 and CCITT V.21) modulator
 - Hybrid
- □ High band and low band filters
- High band and low band compromise equalizers
- □ V.22 notch filter (selectable at 550 or 1800 Hz)
- □ Transmit smoothing filter
- Programmable attenuator for transmit level adjust
- DTMF, 550 Hz, 1300 Hz, 1800 Hz, and 2100 Hz tone generator
- □ Transmit clock circuit for synchronous operation (slave, external, and internal modes)
- Pattern generator for generating fixed digital patterns in handshaking mode
- □ Receive section consisting of
 - 64-step programmable gain controller (PGC)
 - Energy detector at the output of the PGC
 - Hilbert transformer
 - Quadrature demodulator (free running carrier) with low pass filters
 - Baud timing recovery circuit (sampling clock of 600 Hz)
 - FSK demodulator
 - Tone detector
 - Sync to Async converter
- 8-bit analog to digital converter (ADC)
- Control and Status registers
- 8-bit microprocessor interface with interrupt and multiplexed address/data lines
- □ Audio output with level adjust

Transmitter

Since data terminals and computers may not have the timing accuracy required for 2400/1200 bps transmission (0.01%), timing correction on the incoming data stream must be made. The async/ sync converter accepts asynchronous serial data clocked at a rate between 2400/1200 Hz +2.3%, -2.5%. It outputs serial data at a fixed rate of 2400/1200 Hz ±0.01% derived from the master clock oscillator. To compensate for the input and output rate differences, a stop bit is either deleted or inserted when necessary. If the input data rate is slower than the output data rate, a stop bit is inserted. If the input data rate is faster than the output data rate, a stop bit is deleted. The output of the async/ sync converter is applied to the scrambler.

The scrambler is a 17-bit shift register clocked at 2400/1200 Hz. Outputs from the 14th and 17th stages are exclusive OR'd and further exclusive OR'd with the input data. The resultant data is applied to the D input of the shift register. Outputs from the first four/two stages of the shift register form the quad/dibit that is applied to the OAM/OPSK modulator. The purpose of the scrambler is to randomize data so that the energy of the modulated carrier is spread over the band of interest-either the high band, centered at 2400 Hz, or the low band, centered at 1200 Hz. In the 2400 bps mode, the modem actually sends four bits at a time, called a quadbit. The actual rate of transmission for a quadbit is 600 baud. This is the optimum rate of transmission over the general switched telephone network for a full duplex FDM (frequency division multiplexing) modem because band limit filters in the central office cut off at about 3000 Hz.

In the 2400 bps data rate, the data to be transmitted is divided into groups of four consecutive bits (quadbits). The first two bits of the quadbit are encoded as a phase quadrant change relative to the quadrant occupied by the preceding signal element. The last two bits define one of the four signaling elements associated with the new quadrant.

In the 1200 bps data rate, the data stream is divided into groups of two consecutive bits (dibits). The dibits are used to determine the phase quadrant change relative to the quadrant occupied by the preceding signal element. The resulting signaling elements from the inphase (I) and quadrature (Q) channels are passed through baseband filters with a square root of raised cosine shape. The filtered signals subsequently modulate sine and cosine carriers, and add to form the QAM/QPSK signal. The wave-shaped signal is then passed through either the low-band or high-band filter, depending upon originate or answer mode selection.

For low speed operation, the FSK modulator is used. It produces one of four precision frequencies, depending upon originate or answer mode selection and the 1 (mark) or 0 (space) level of the transmit data. Different frequencies are used for V.21, V.23 and Bell 103 modes. The frequencies are produced from the master clock oscillator using programmable dividers. The dividers respond quickly to data changes, introducing negligible bit jitter while maintaining phase coherence. The output of the FSK modulator is applied to the appropriate filter when the low speed mode of the operation is selected.

The filter section consists of lowband (1200 Hz) and high-band (2400 Hz) filters, half-channel compromise amplitude and group delay equalizers for both bands, smoothing filters for both bands, and multiplexers for routing of the transmit and receive signals through the appropriate band filters. For CCITT V.22 bis applications, a notch filter is included that can be programmed for either 550 Hz or 1800 Hz. In the call progress

monitor mode, the low-band filter is scaled down by a factor of 2.5 to center it over a frequency range of 300 to 660 Hz. Thus, during call establishment in the originate mode, call progress tones can be monitored through the scaled lowband filter and the modem answer tone or voice can be monitored through the unscaled high-band filter.

The low-band filter is a 10th order switched-capacitor band-pass filter with a center frequency of 1200 Hz. In the originate mode, this filter is used in the transmit direction; in the answer mode, it is used in the receive direction. When analog loopback is used in the originate mode, this filter, together with the low-band delay equalizer, is in the test loop.

The low-band delay equalizer is a 10th order switched-capacitor allpass filter that compensates for the group delay variation of the lowband filter and half of the compromiseline characteristics, producing a, flat delay response within the pass-band.

The high-band filter is a 10th order switched-capacitor band-pass filter with a center frequency of 2400 Hz. In the answer mode, this filter is used in the transmit direction; in the originate mode, it is used in the receive direction. When analog loopback is used in the answer mode, this filter, together with the high-band delay delay equalizer, will be in the test loop.

The high-band delay equalizer is a 10th order switched-capacitor allpass filter that compensates for the group delay variation of the highband filter and half of the compromise line characteristics, producing a flat delay response within the pass-band. The transmit smoothing filter is a second-order low-pass switched-capacitor filter that adds the modem transmit signal to the V22 guard tones. It also provides a 1 dB per step programmable gain function to set the output level.

Receiver

The receiver section consists of an energy detector, programmable gain control (PGC), part of the QAM/QPSK demodulator, FSK demodulator, 8-bit ADC and sync/ async converter.

The received signal is routed through the appropriate band-pass filter and applied to the energy detector and PGC circuit. The energy detector provides detection within 17 to 24 msec. It is set to turn on when the signal exceeds -43 dBm and turn off when the signal falls below -48 dBm measured at the chip. A 2 dB minimum hysteresis is provided between the turn on and turn off levels. In call progress mode, the energy detector is connected to the output of the PGC to allow detection level adjustment.

The output of the receive filter is applied to the programmable gain control (PGC). This circuit has a wide overall range of 47.25 dB and provides 64 steps of 0.75 dB/step. The PGC gain is controlled by the external processor. It also provides auto-zeroing to minimize the output DC offset voltage.

The QAM/QPSK demodulator uses a coherent demodulation technique. Output of the programmable gain control (PGC) is applied to a Hilbert transformer that produces an in-phase and 90° out of phase component. These components are then demodulated to baseband in a mixer stage where individual components are multiplied by a free-running carrier. The baseband components are lowpass filtered to produce I and Q (Inphase and Quadrature) channel outputs. The I and Q channel outputs are both filtered by 300 Hz band-pass filters. Then they are rectified, summed and passed through a band-pass filter giving a 600 Hz signal. This signal is applied to a digital phase lock loop (DPLL) to produce a baud rate clock. Using the recovered clock signal, the land O channels are sampled and digitized into 8-bit samples by the ADC. Each channel (I and O) is sampled twice during a baud period, once at the middle and once at the end of the baud period, allowing T/2 or T sampling operation. The external processor is interrupted once every baud period (1.667 msec). The processor should read the I and O samples (within 100 us from the time interrupt is issued), and perform adaptive equalization, carrier phase tracking, data decoding, and data descrambling. One guad/ dibit is transferred from the SC11026 during each baud period.

In the asynchronous mode, data received from the processor is applied to the sync/async converter to reconstruct the originally transmitted asynchronous data. For data which had stop bits deleted at the transmitter (overspeed data), these stop bits are re-inserted. Underspeed data is passed essentially unchanged. The sync/async converter has two modes of operation. In the basic signaling mode, the buffer can accept an overspeed which corresponds to one missing stop bit in eight characters. The length of the start and data elements will be the same, and the stop bit will be reduced by 12.5%. In the extended-signaling range, the buffer can accept one missing stop bit in four characters and the stop bits will be reduced by 25% to allow for overspeed in the transmitting terminal. Output of the sync/async converter, along with the output of the FSK demodulator, is applied to a multiplexer. The multiplexer selects the appropriate output, depending on the operating speed and output data received on the RXD pin.

For low-speed operation, the FSK demodulator is used. The output of

the PGC amplifier is passed through a zero crossing detector and applied to a counter that is reset on zero crossings. The counter is designed to cycle at a rate 4 times faster than the carrier signal. The counter output is low-pass filtered and hard limited to generate FSK data.

A tone detector is included to help the handshaking sequence by detecting the following frequencies: 2225 Hz Bell 103 Mark (Answer), 1650 Hz V.21 Mark (Answer), 1300 Hz V.23 Forward Channel Mark, 390 Hz V.23 Reverse Channel Mark and 2100 Hz Answer Tone.

To improve the performance of the receiver at low signal levels, while maintaining a wide amplitude range, a 1-bit AGC circuit is placed prior to the band-pass filter. The decision thresholds of this AGC are controlled by the AGCVT bit. When AGCVT = 1, the thresholds will be 6 dB further apart than when AGCVT = 0, so that the probability of gain change will be reduced. The status of the AGC gain is available through the AGCO bit. AGC will have 8 dB more gain when AGCO = 1. Status of AGCO should be monitored at every baud timing and when it makes a transition (causing a gain-hit) the PGC's gain should be modified accordingly to prevent divergence of the adaptive equalizer.

Hybrid

The signal on the phone line is the sum of the transmit and receive signals. The hybrid subtracts the transmitted signal from the signal on the line to form the received signal. It is important to match the hybrid impedance as closely as possible to the telephone line to produce only the received signal. When the internal hybrid is used, by turning the "Hybrid" code on through the interface, this matching is provided by an external resistor connected between the TXA and RXA pins on the SC11026. The filter section provides sufficient attenuation of the out-of-band signals to eliminate leftover transmit signals from the received signal. The hybrid also acts as a first order low-pass antialiasing filter. The hybrid can be deactivated by the controller.

The SC11026 internal hybrid is intended to simplify the phone line interface. The internal hybrid can compensate for the loss in the line coupling transformer used in the DAA. By tying the GS pin to AGND, V_{REF} or V_{cc} compensation levels of 0, +2, +3 dB, respectively, are provided.

With a higher loss transformer, some degradation in performance at lower signal levels will occur. Specifically, the bit error rate, when operating at receive signal levels below -40 dBm in the presence of noise, will be higher. The energy detect on/off levels measured at the line will also be different from those specified at the chip. An external hybrid circuit, shown in Figure 2, can be used to overcome these losses and achieve maximum performance. In this case, the internal hybrid must be turned off by setting bit 6 of the TXCR register to 0.

The external hybrid circuit uses two operational amplifiers, one in the transmit path and the other in the receive path. The SC11026 internal transmit stage provides a gain of 6 dB over the transmit signal level desired at the line. Under ideal conditions, with no loss in the transformer and perfect line matching, the signal level at the line will then be the desired value. In practice, however, there is impedance mismatch and a loss in the coupling transformer. Therefore, it may be desired to provide a gain in the transmit and receive paths to overcome the loss. The receive gain (G_p) and transmit gain (G,) are set by the ratios of resistors R2, R1 and R6, R5 respectively (Figure 2).

The circuit can be analyzed as follows:

$$V_{R} = -\frac{R2}{R1} \left(V_{TR} \right) + \left(1 + \frac{R2}{R1} \right) \left(\frac{R4}{R3 + R4} \right) V_{y}$$
$$V_{y} = -\frac{R6}{R5} V_{x}$$

If R6/R5 is chosen to equal the loss in the transformer, it can be assumed that V_y is twice as high as V_{TX} (transmit portion of the total line signal). Since V_{TR} = V_{TX} + V_{RX} and V_y = 2V_{TX},

$$\begin{aligned} \mathbf{v}_{\mathsf{R}} &= -\frac{R2}{R1} \begin{pmatrix} \mathbf{v}_{\mathsf{TX}} + \mathbf{v}_{\mathsf{RX}} \end{pmatrix} + \begin{pmatrix} \mathbf{1} \cdot \frac{R2}{R1} \end{pmatrix} \begin{pmatrix} \frac{R4}{R3 + R4} \end{pmatrix} \mathbf{2} \mathbf{v}_{\mathsf{TX}} \\ &= -\frac{R2}{R1} \mathbf{v}_{\mathsf{RX}} \cdot \left[\begin{pmatrix} \mathbf{1} \cdot \frac{R2}{R1} \end{pmatrix} \begin{pmatrix} \frac{2R}{R3 - R4} \end{pmatrix} - \frac{R2}{R1} \right] \mathbf{v}_{\mathsf{TX}} \end{aligned}$$

To eliminate any transmit signal from appearing at the received signal input, the second term in the above equation must be set to zero, giving:

 $\left(1 + \frac{R^2}{R^1}\right) \left(\frac{2R4}{R^3 + R^4}\right) = \frac{R^2}{R^1}$

Solving for R3/R4:

$$\frac{R3}{R4} = 1 + \frac{2R1}{R2}$$

Additionally,

 $G_R = \frac{R2}{R1}$ and $G_T = \frac{R6}{R5}$

These equations can be solved to select component values that meet the desired requirements. For example, if the transmit and receive loss in the coupling transformer is 2.5 dB, then:

$$\frac{R2}{R1} = INV \log \left(\frac{G_{RdB}}{20}\right) = INV \log \left(\frac{2.5}{20}\right) = 1.333$$

Similarly, $\frac{R6}{R5} = 1.333$ and $\frac{R3}{R4} = 2.5$

Some typical values are:

R1=20K Ω , R2=27K Ω , R3=13K Ω , R4=5.1K Ω , R5=20K Ω , and R6=27K Ω

It should be noted that the transmit amplifier is only needed to overcome the loss in line coupling. It can be eliminated since the transmit signal level specification is typically stated as a maximum. Amplifier B, resistors R5 and R6, and capacitor C1 can be eliminated, and point X can be connected to point Y in the circuit of Figure 2 to achieve a more cost effective external hybrid arrangement.

The SC11026 with the internal hybrid may also be used on a 4-wire system where the transmit and receive signals are kept separate. In this mode, the "Hybrid" code must be turned off. The transmit signal is connected to a 600 Ω line transformer through a 600 Ω resistor.

Tone Generator

The tone generator section consists of a DTMF generator, V.22 guardtone, and 1300 and 2100 Hz tone generators. The DTMF generator produces all of the tones corresponding to digits 0 through 9 and A, B, C, D, *, and # keys. The V.22 guard-tone generator produces either 550 Hz or 1800 Hz. Selection of either the 550 Hz or 1800 Hz tone will cascade the corresponding notch filter with the low-band filter. The tones are selected by applying appropriate codes through the tone control register. Before a tone can be generated, tone mode must be selected. Facility is also provided to generate single tones corresponding to 1300 and 2100 Hz and the individual rows or columns of the DTMF signal.

Audio Output Stage

A programmable attenuator that can drive a load impedance of 50 $k\Omega$ is provided to allow monitoring of the received line signal through an external speaker. The attenuator is connected to the output of the hybrid. Four levels of attenuation—no attenuation, 6 dB attenuation, 12 dB attenuation, and squelch are provided through the ALC1 and ALC0 audio output level control codes. Output of the attenuator is available on the audio output pin where an external audio amplifier (LM386 type) can be connected to drive a low impedance speaker. The output can directly drive a high impedance transducer, but the volume level will be low.

Clock Input

CLKIN (Pin 22) of the SC11026 should be connected to a 9.8304 MHz clock source with an accuracy of $\pm 0.01\%$.



INTERNAL HYBRID MUST BE DISCONNECTED BY RESETTING THE HYBRID BIT (BIT 6 IN TXCR REGISTER) WITH INTERNAL ROM SC11039 CONTROLLER, THIS IS ACHIEVED BY A PULL-DOWN 3 KΩ on IO1.

Figure 2. Using an External Hybrid with the SC11026

our requests the and tront the outly while the an-chip controcan do the same. The controller designed this way because i dentinumications software he laws uncestained access to UART registers. To make SC 1421 compatible with this section of the same path

I provides a standard will interface—IS-232 controll organized to interface to Firmware to available relay: I in modular source code DAA

FUNCTIONAL DESCRIPTION OF THE SC11021 CONTROLLER

The SC11021 modem controller, implemented in Sierra's CMOS process, was designed specifically to handle all of the modem control functions, as well as the interface to a system bus. Besides including a 16-bit microprocessor and 128 by 8 bytes of RAM, it also contains the functionality of an 16C450 UART, greatly simplifying the interface to a parallel system bus, such as the one used in IBM's PC. In fact, a complete, Hayes compatible modem for the PC consists of the SC11021 controller, the SC11026 modem and the DAA. All of the popular communications software written for the PC will work with the SC11026/SC11021 set.

The SC11021 may also be configured for RS-232 applications by means of a configuration bit in the controller firmware. The difference is that the UART is turned around so that the serial data from the RS-232 port is converted to parallel data handled by the internal processor. Pins are provided for connecting the familiar switches and indicator lamps found on most stand-alone modems, although the switches and lamps are not needed for operation—all of the switch settings can be done through software.

The controller receives an 8-bit signal sample from the SC11026 and performs adaptive equalization, carrier phase recovery, data decode, and descrambling. The controller is designed by using a 16-bit 2900 processor to perform the digital signal processing and the control functions. Its instruction set is a subset of the Intel 8096 instruction set, but operates faster than the 8096.

The SC11021 provides a standard 5V logic level interface—RS-232 drivers are required to interface to the port. Firmware is available from Sierra in modular source code form for easy user modification.

When used with the SC11021 and SC11026, the firmware emulates a Hayes-type stand-alone or IBM PC plug-in card modem with the addition of V.23 capability.

A 16K internal ROM version of the SC11021 is available for custom code masks. For example, only about 15 kbytes of the ROM is used for the handshaking and smart modem code, leaving 1 kbytes for additional features that a customer may specify. And since the controller is ROM programmable, any command set, not just the Hayes "AT" set, can be implemented.

The custom ROM model can be supplied in three pinout options. They are 68 pin PLCC, 48 pin DIP, and 44 pin PLCC.

The SC11021 is available in a 68 pin PLCC and operates with up to 32k external ROM.

In V.23 mode, the firmware uses internal ROM to buffer the 75 bps channel to 1200 bps so that two-way 1200 bps communication to the terminal can be employed, thus allowing the use of standard communication programs. Flow control is required to prevent overflow of the RAM.

Please refer to the SC11021 series data sheet for complete details on controller features and performance characteristics.

The controllers require +5 V power supply. Besides the interface for the SC11026 modem, the SC11021 controller has an eight-bit data port, three address lines, a chip select input, an interrupt line, and the DOST and DIST control lines found in the 16C450 UART. It also has control lines for ring indication, the off-hook relay, and a data/voice relay; these lines connect to the DAA.

In the RS-232 mode, the eight-bit port becomes the switch input lines, and the address, chip select, INTO, DIST and DOST lines become the lines for the RS-232 interface, and modem status. These lines are also used to drive the LEDs. Internally, all of these lines are treated as programmable I/O ports under software control.

The interface to the SC11026 is via an 8-bit address/data bus and the control lines for read and write. The same interface can be used for access to an electrically erasable random access memory (SC22201) or to access another modem IC such as a fax modem. There are six clock multiplexed address/data bus cycles. A ready signal is provided for the interface to a high speed PC-AT type bus cycle. For the 68 pin packages, there are 15 extra address lines and chip selects for external ROM and external RAM interfaces. An EA pin is also available for selection of internal ROM or external ROM.

The SC11021 series are truly ASIC controllers—they are designed to control a modem or other periphy eral that operates at a moderately slow data rate up to 2400 bits per second. What's unique about the SC11021, for example, is that it allows a slow peripheral to interface to a high speed bus without making the main processor add unnecessary wait states

This is done through the UART interface and the on-chip registers which look somewhat like dual port registers. The main processor can write to and read from them at will, while the on-chip controller can do the same. The controller was designed this way because most communications software has to have unrestrained access to the UART registers. To make the SC11021 compatible with this soft ware, the registers were included The internal processor monitors the registers to determine the mode of operation—command mode or data mode; at power-up, it is auto-matically put in the command mode and it looks for instructions. Once carrier is detected, it goes into the data mode, and stays there until an escape sequence is entered, just

like a Hayes-type modem. The escape sequence is three + signs— +++ —in the default mode, but it can be changed in the software.

The actual processor contains a 16bit data path and can execute 54 instructions with three different addressing modes: direct, indirect, and immediate. There is 16k by 8 of ROM on the chip for program storage.

To the system bus, the SC11021 looks and acts like a 16C450 UART. Communications software written for this UART will work with the SC11021. The Sierra chip set is truly a Hayes-type modem in two chips.

THE SC11026/SC11021 SYSTEM

The only external components required by the SC11026 are a 600 Ω line matching resistor and a 1.0 μ F capacitor from the EDC pin to ground. That's all! If it is desired to drive a speaker to monitor the line, an amplifier like the LM386 can be added, but the output provided on the SC11026 can directly drive a high impedance (50 k Ω) earphonetype transducer.

If the modem is required to operate in V.23 answer and originate modes, a simple multiplexer switch is needed to divert the 75 bps signal through the special I/O port on the SC11021 controller. This MUX is not needed if the modem is to be used for V.23 originate only.

The SC11026 modem's CLKIN pin line is driven by the SC11021

V.23 CONFIGURATIONS

When converting from the SC11006 modem to the SC11026, the only changes to the board are shown here. If both originate and answer modes are needed, the multiplex switch must be inserted. But if CKOUT line at 9.8304 MHz. The SC11021 may be interfaced directly to an IBM PC bus, but use of a 74LS245 buffer is suggested. The only external parts may be an 8 input NAND gate for COM1 and COM2 decoding inside the PC. A ready signal is provided to control the IOCHRDY pin on the bus to allow operation with higher speed computers (AT, XTTURBO, etc.)

For tone dialing, the controller sends a code to the modem chip which in turn puts out the called for DTMF tone on the line via the onchip DTMF generator. For pulse dialing, the controller pulses the OH (off-hook) relay. Both dialing modes work with the built-in call progress algorithm so they won't start dialing until a dial tone is detected. V.22 and V.22 bis also call for guard tones to be sent along with the data. In most of Europe the tone is 1800 Hz except in Sweden where 550 Hz is used. The SC11026 modem has the 550 Hz and 1800 Hz tone generators built in as well as the 550 and 1800 Hz notch filter to remove the guard tone in the receiver.

All modems require a Hybrid; a term used to describe a circuit, passive or active, that takes the separate transmit and receive signals and combines them to go over the phone line. In the SC11026, this is done with op amps. The hybrid can be disabled so an external hybrid can be used, if desired.

originate is the only V.23 mode required, then the only change is to connect the Modem TXD input to the TDOUT pin on the controller instead of SIN or SOUT. The internal multiplexer selects the correct signal source for all operating modes. Note that this connection also works for the SC11006 so the circuit board can be layed out to accept either modem.

CONFIGURATIONS

SC11026







Figure 1b. Serial Mode



Figure 1c. Serial Mode-V.23 Originate Only



Figure 1d. Parallel Mode-V.23 Originate Only



Figure 1e. TDOUT Function

234

CONNECTION DIAGRAM FOR THE MODEM CONTROLLER



			1	0	12	14	16	18	20	22	24	26	
							.7	10	21	22	25	20	
0		_			13	15	17	19	21	23			• 27
9	1	•		•	•					ling	Della C		
7		•	8	•								• 30	• 29
5		•	6	•								• 32	• 31
3	1	•	4	•								• 34	• 33
1	1	•	2	•								• 36	• 35
67	,	•	68	•								• 38	• 37
65	5	•	66	•								• 40	• 39
63	3	•	64	•								• 42	• 41
6	1	•		•	•	•	•	•	•	•	•	•	• 43
				62	23	57	55	55	51	43			
				•		•	54	52	50	48	46	44	
				00	29	30	34	32	50	-0	-0		

68-Pin Socket (Underside View)

235

SC11026

PIN NO.	PINNAME	DESCRIPTION
1	SCR	Synchronous Clock Receive (Data set source); Output; TTL; Used only in bit synchronous mode; Recovered by the Receiver Phase Locked Loop from the far end modem. Data on RXD is valid at the rising edge of this clock.
2	AGND	Analog Ground.
3	, SCT .	Synchronous Clock Transmit (Data set source); Output; TTL; Used only in bit synchronous mode; Generated internally by the SC11026 Clock Generator; Rate = $1200 \text{ Hz} \pm 0.01\%$ or $2400 \text{ Hz} \pm 0.01\%$.
4	SCTE	Synchronous Clock Transmit External (DTE source); Input; TTL; Used only in bit synchronous mode; Data on TXD line is latched by the SC11026 at the rising edge of this clock. Clock rate = 1200 Hz ±0.01% or 2400 Hz ±0.01%.
5	AUDIO	Audio output; The hybrid output is passed through a programmable attenuator and fed to this analog pin. Four different levels can be attained by controlling bit 0 and bit 1 of the AUDIO register as specified under AUDIO register description.
6	EDC	Capacitor for energy detect; A $1.0\mu F$ capacitor should be connected between this pin and AGND.
7	DGND	Digital ground
8	TCS	Chip Select; Input; TTL; Active low.
9	WR	Write; Input; TTL; Normally high; Data on AD7-AD0 is written into the SC11026 registers at the rising edge of this pulse.
10	RD	Read; Input; TTL; Normally high; Data on AD7–AD0 is to be read by the processor at the rising edge of this pulse.
12,13,17,18	AD1-AD4	Multiplexed address/data bus (8-bits); Input/Output; TTL; A/D4-A/D1 (4-bits) are used for multiplexed addressing of internal registers. CMOS.
14	V _{ss}	-5 V Supply
15	RXA	Receive analog; Input
16	TXA	Transmit analog; Output
11,19–21	D0, D5-D7	D2–D7 data I/O CMOS; Bits 0, 5, 6 and 7 are don't cares as far as address is con- cerned.
22	CLKIN	Clock input; 9.8304 MHz or 12.288 MHz clock input from the controller.
23	GS	Gain Select to compensate for loss in line coupling transformer. When left open or tied to V_{SS} , the compensation is 0 dB; connected to ground, +2 dB compensation is provided; and when tied to V_{CC} , the compensation is +3 dB.
24	ALE	Address Latch Enable; Input; TTL; The address on A/D4-A/D1 is latched into the SC11026 Address decoder at the falling edge of this normally low pulse.
25	INT	Interrupt; Output; TTL; Normally low; A short (13 µs typical) positive pulse generated after all A to D conversions are completed.
26	RXD	Received Data; Output; TTL
27	TXD	Transmit Data; Input; TTL
20	V	+5 V supply

REGISTERS

There are twelve 8-bit registers interfacing to the microprocessor bus. Five of these registers can only be read by the processor (called READ registers) and the remaining seven can be written into by the processor (called CONTROL registers). Bit 1 of "TONE" register can be read and written by the processor. Table 1 shows the address and bit assignments for these registers.

registers.

SC11026

A chip select pin is provided for multiperipheral addressing by the processor.

Table 1. READ Registers

A	DDRE	ESS BIT	rs	NAME	MSB	oonu est v e		BIT NU	MBER	100	857	LSB
A4	A3	A2	A1	holicitan neo osla	7	6	5	4	3	2	1	0
0 0 0 0	0 0 0 0 1	0 0 1 1 0	0 1 0 1 0	Q1 I1 Q2 I2 Status	Q17 I17 Q27 I27 T390	Q16 I16 Q26 I26 T2225	Q15 I15 Q25 I25 T2100	Q14 I14 Q24 I24 AGCO	Q13 113 Q23 123 T1300	Q12 I12 Q22 I22 T1650	Q11 I11 Q21 I21 FSKD	Q10 I10 Q20 I20 ED
0	1 1	X 1	1 X	Unused Unused	erob forces	Unused Unused		Cancel h	LiBax	0	IBEXT.	

STATUS Register: Address (A4-A1) = 0100

DESCRIPTION BIT NUMBER **BIT NAME** Outputs of the tone detector. When any of these bits is set, the corresponding frequency has T390, T2225 Bits 7-5* T2100 been detected. Status of internal 1-bit AGC. When this bit is set, RXA signal is amplified by 8 dB before Bit 4 AGCO entering the bandpass filters. Bit 3 T1300 Bit 2 T1650 Received FSK data. FSKD = 1 when mark is received. **FSKD** Bit 1 Energy detect circuit output. ED = 1 when energy detected. Bit 0 ED

Note 1: To detect any of the tones ENTD bit (MCRB) must be set.

Note 2: When reading unused bits, the corresponding bus lines will not be driven by the SC11026 and will be floating.

Table 1a. READ Registers

Q1 Register:	Stores midbaud inphase sample output of ADC.
11 Register:	Stores midbaud quadrature sample output of ADC.
Q2 Register:	Stores endbaud inphase sample output of ADC.
12 Register:	Stores endbaud quadrature sample output of ADC.

Note: All samples are represented in two's complement form.

Table 2. CONTROL Registers

AD	DRE	DRESS BITS NAME				BIT NUMBER									
A4	A3	A2	A1		7	6	5	4	3	2	1	0			
1	0	0	0	TXCR	V23	HYBRID	TXSEL2	TXSEL1	TXSEL0	SQT	BR1	BRO			
1	0	0	1	MCRA	GDFLAT	LCK/INT	RNGX	SYNC	WLSI	WLS0	A/0	KAMKK			
1	0	1	0	MCRB	ANS/ANS	ENTD	TL3	СРМ	ALB	IL2	ILI	ILU			
1	.0	1	1	TONE	X	HNDSHK	TONEON	DTMF	D3	D2	DI	Du			
1	1	0	0	PGCR	X	AGCVT	G5	G4	G3	G2	G1	GO			
1	1	0	1	DATA	X	PLLJAM	PLLFRZ	PLLFAST	RD3	RD2	RD1	RD0			
1	1	1	0	AUDIO	x	DISS	PGCZ	TST2 UNUSED	TST1	TST0	ALC1	ALC0			

c	1
C	>
-	-
5	1
6	,
U	D

ansn ote: V	nit Con Vhen wri	trol Registe	e registers, the	ddress (Adbus lines cor	4-A1) = 100 responding to I	o the unused b	its are ignored	l by the SC1	1026.)				
TNU	MBER	BII NAME			Grund in V2	3 mode. This	bit overrides I	3R0 and BR1	I gent CA				
it 7		V23	When set, th	When set, the chip is could use and the inverting input of the receive buffer									
lit 6	0 0103	HYBRID	When set, th to allow the	When set, the transmitter output (TXA) is connected to the inverting input of the receive burrer to allow the use of the on-chip hybrid circuit for 2 to 4 wire conversion.									
3it 5	011 650	TXSEL2 and	Transmit Select bits. These 3 bits determine the data transmitted by th to the following table:						itted by the transmitter according				
Bit 4		TXSEL1 and TYSEL0	TXSEL2	TXSEL1	TXSEL0	122 1390 122	TRANSMIT	TED DATA	0	1			
Bit 3		INSELO		0	0	External d	ata sent by DT	TE.	•				
			0	0	1	Unscramb	led S1 (Note 1).					
			0	0	0	Unscramb	led Space.						
			0	1	1	Unscramb	led Mark.		natel gef				
			0	1	1	Scrambled	RX. Digital l	oop back m	ode (Note	2			
			1	0	0	Scrambled	Reversals (N	lotes 3 and 4).				
			1	0	1	Scramble	Space (Note	4).					
			1	1	0	Scramble	d Mark (Note	4).					
			1		1	The list of fame		122					
			2 Note 2: 1 s	400 bps rate n this mode, crambler. T Slave timing.	the received the modem wi	data, after bein	ng descramble ly go to the Sy	d, is sent ba nchronous r	ck to the mode with				
Bit	2	SQT	2 Note 2: 1 S Note 3: 1 Note 4: 1 When thi (see the b	400 bps rate In this mode, crambler. T slave timing. Reversals are When in FSK applicable. s bit is set, tl olock diagram	the received of the modern with continuous s continuous s	data, after bein 11 automatical streams of 01. = 1), TXSEL2 is is squelched 1 ground.	ng descramble ly go to the Sy ignored since by connecting	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit	2	SQT BR1	2 Note 2: 1 S Note 3: 1 Note 3: 1 Note 4: 1 When thi (see the b Bit Rate 5	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th lock diagram Selection bits	the received of the modern with continuous s mode (BRO = the transmitter m) to analog g s based on the	data, after bein ill automatical streams of 01. = 1), TXSEL2 is is squelched h ground. = following tab	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: 1 S S Note 3: 1 Note 3: 1 Note 4: 1 When thi (see the b Bit Rate 5 BR1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th block diagrar Selection bits BR0	the received of the modern with continuous s continuous s s based on the BIT RATE	data, after bein 11 automatical streams of 01. = 1), TXSEL2 is is squelched to gound. following tab	ng descramble ly go to the Sy i ignored since by connecting le:	d, is sent ba nchronous r • scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I S Note 3: I Note 4: 1 When thi (see the b Bit Rate 5 BR1 0 1 0	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th clock diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern with continuous s mode (BRO = the transmitter n) to analog g s based on the BIT RATE 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein ll automatical streams of 01. = 1), TXSEL2 is is squelched h gound. following tab s l12A 03 T V.21	ng descramble ly go to the Sy i ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 3: I Note 4: V When thi (see the b Bit Rate 5 Bit Rate 5 BR1 0 1 0 1	400 bps rate In this mode, Icrambler. T Slave timing, Reversals are When in FSK applicable. Is bit is set, the block diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s mode (BRO = the transmitter n) to analog g s based on the <u>BIT RATE</u> 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein ill automatical streams of 01. = 1), TXSEL2 is is squelched 1 ground. following tab	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 3: I Note 4: 1 When this (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, fl clock diagrar Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s continuous s continuous s continuous s continuous s continuous s continuous s s based on the BIT RATE 00 bps V.22 bi 00 bps V.	data, after bein Il automatical streams of 01. = 1), TXSEL2 is is squelched h ground. e following tab	ng descramble ly go to the Sy i ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1	N N N			
Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I S Note 3: I Note 4: 1 When thi (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th clock diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern with continuous s mode (BRO = the transmitter n) to analog g based on the BIT RATE 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein ill automatical streams of 01. = 1), TXSEL2 is is squelched h ground. following tab	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 3: I Note 4: 1 When this (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, fl clock diagrar Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s continuous s continuous s continuous s continuous s continuous s continuous s s based on the BIT RATE 00 bps V.22 bi 00 bps V.22 /2 300 bps Bell 14 300 bps CCIT	data, after bein Il automatical streams of 01. = 1), TXSEL2 is is squelched h ground. e following tab	ng descramble ly go to the Sy i ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 3: I Note 4: 1 When thi (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, ccrambler. T Slave timing Reversals are When in FSK applicable. s bit is set, fl clock diagrar Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s mode (BRO = the transmitter n) to analog g s based on the BIT RATE 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein ll automatical streams of 01. = 1), TXSEL2 is is squelched h gound. following tab s 12A 03 T V.21	ng descramble ly go to the Sy i ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 4: V When this (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th block diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s mode (BRO = the transmitter n) to analog g s based on the BIT RATE 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein ll automatical streams of 01. = 1), TXSEL2 is is squelched h gound. following tab s 12A 03 T V.21	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not of MUX1				
Bit Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 4: V When thi (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th block diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s mode (BRO = the transmitter n) to analog g s based on the <u>BIT RATE</u> 00 bps V.22 bi 00 bps V.22/2 300 bps Bell 11 300 bps CCIT	data, after bein Il automatical streams of 01. = 1), TXSEL2 is is squelched N gound. following tab	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output o	ck to the mode with is not of MUX1				
Bit Bit	2 1 0	SQT BR1 and BR0	2 Note 2: I Note 3: I Note 4: 1 When thi (see the b Bit Rate 5 BR1 0 1 0 1	400 bps rate n this mode, crambler. T Slave timing, Reversals are When in FSK applicable. s bit is set, th lock diagram Selection bits BR0 0 244 0 122 1 0- 1 0-	the received of the modern will continuous s mode (BRO = the transmitter n) to analog g s based on the BIT RATE 00 bps V.22 bi 00 bps V.22 /2 300 bps Bell 14 300 bps CCIT	data, after bein ill automatical streams of 01. = 1), TXSEL2 is is squelched N ground. following tab	ng descramble ly go to the Sy ignored since by connecting le:	d, is sent ba nchronous r e scrambling the output c	ck to the mode with is not				

it.

Mode Contro	Register A	(MCRA)	Addres	s (A4_	A1) = 1001				
DIT NILIMBED	RIT NAME	(Audiou		DESCRIPTION				
BIT NOWIBER	DITINAME				DESCRIPTION				
Bit 7	GDFLAT	When se group de	t, the gro elay resp	up delay onse is (y of the transmit Band Split Filters will be flat. When clear, the Filt Compromise Delay.				
Bit 6	LCK/INTB	Determines the clock source for the transmitter. When this bit is set, the clock source externally provided on SCTE (pin 4), and when cleared, it is internally generated (SCT							
	bes XPI died	This bit can select the clock source independent of Sync/Async mode selection (see below). When in Digital Loop-Back mode, the clock source will be forced to the Slave mode (SCR).							
Bit 5	RNGX	Range ex can inser DTE bein condition	Range extender for the receiver Sync/Async converter. When set, the receiver Sync/Async can insert up to one stop bit per four (8, 9, 10 or 11-bit) characters to compensate for a far end DTE being up to 2.3% over speed. The transmitter Async/Sync always handles this overspeed condition regardless of this bit's condition.						
Bit 4	SYNC	When see mode. V mode.	t, operate Vhen in	e in bit s Digital	synchronous mode; when clear, operate in character asynchronou Loop-Back mode, the SC11026 will be forced to the Synchronou				
Bit 3	WLS1	Word ler	igth sele	ct bits ir	asynchronous mode, according to the following table:				
Bit 2	WLS0	WLS1	WLS0	NUN	MBER OF BITS PER CHARACTER				
		1	0		8				
		1	1		9				
		0	0		10				
		0	1		11				
Bit 1	A/Ō	When set	, operate	e in ansv	wer mode; when clear, operate in originate mode.				
Bit 0	RXMARK	When set	, the RX	D pin is	clamped to the high logical level.				
Mode Control	Register B	(MCRB):	Addres	ss (A4-	-A1) = 1010				
BILNUMBER	BIT NAME				DESCRIPTION				
Bit 7	BIT NAME ANS/ANS	Switchin	g this bit	from 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone.				
BIT NUMBER Bit 7 Bit 6	BIT NAME ANS/ANS ENTD*	Switchin This bit r	g this bit nust be s	from 0 et to ena	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector.				
Bit 7 Bit 6 Bit 5	BIT NAME ANS/ANS ENTD* TL3	Switchin This bit n When set	g this bit nust be s , the trai	from 0 et to en nsmit le	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2)				
Bit 7 Bit 6 Bit 5 Bit 4	BIT NAME ANS/ANS ENTD* TL3 CPM	Switchin, This bit r When set Call prog filter to d to listen f	g this bit nust be s , the tran ress mon etect ans for the ca	from 0 et to ena nsmit le nitor mo wer ton all progr	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban ie (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing.				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3	BIT NAME ANS/ANS ENTD* TL3 CPM ALB	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin	g this bit nust be s , the tran ,	from 0 et to ena nismit le nitor mo wer ton all progr k. Wher eive filte	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban le (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1 ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er.				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit	g this bit nust be s r, the tran ress mon etect ans or the ca oop Back g the rec level ad	from 0 et to ena nismit le nitor mo wer ton all progr k. Wher eive filte just bits	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban le (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1 ess tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er.				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit	g this bit nust be s , the tran etect ans or the ca oop Back g the rec level ad TL1	from 0 et to ena nismit le nitor mo swer ton all progr k. Wher eive filta just bits TL0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban the (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 1	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit	g this bit nust be s , the tran ress more etect ans or the ca oop Back g the rece level ad TL1	from 0 et to en- nitor mo- swer ton all progr k. Wher eive filto just bits TL0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban le (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1 ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0	g this bit nust be s , the trans ress more tect ans or the ca oop Back g the rec level ad TL1	from 0 et to en nitor mo wer ton all progr k. Wher eive filte just bits TL0 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban le (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm				
IT NUMBER Bit 7 Bit 6 Bit 5 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0	g this bit nust be s , the tran ,	from 0 et to ena nitor mo wer ton all progr k. Wher eive filto just bits TL0 0 1	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban le (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0 0	g this bit nust be s , the tran tress more tetect ans for the ca oop Back g the rec level ad TL1 0 0 1	from 0 et to ena nitor mo wer ton all progr k. Wher eive filte just bits TL0 0 1 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban ie (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ess tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm -4 dBm				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0 0 0	g this bit nust be s , the tran ress mole tetect ans for the ca oop Bacl g the rec level ad TL1 0 0 1 1	from 0 eet to en- nsmit le nitor mo swer ton all progr k. Wher eive filte just bits TL0 0 1 0 1 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban te (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm -4 dBm -6 dBm -6 dBm				
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0 0 0 0 1	g this bit nust be s , the trans ress more tetect ans oop Back g the rec level ad TL1 0 0 1 1 0 0	from 0 et to en- nsmit le nitor mo- swer ton all progr k. Wher eive filta just bits TL0 0 1 0 1 0 1 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban the (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ress tones during auto dialing. In set, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm -4 dBm -6 dBm -8 dBm				
Bit NUMBER Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0 0 0 1 1 1	g this bit nust be s , the tran tress more etect ans oor the ca oop Bacl g the rec level ad TL1 0 0 1 1 0 0 1	from 0 et to en- nsmit le nitor mo- swer ton dl progr k. Where eive filt- just bits TL0 0 1 0 1 0 1 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban the (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ess tones during auto dialing. nest, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm -4 dBm -6 dBm -8 dBm -10 dBm 12 dBm -10 dBm 12 dBm -10 dBm				
Bit NUMBER Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	BIT NAME ANS/ANS ENTD* TL3 CPM ALB TL2 and TL1 and TL0	Switchin, This bit r When set Call prog filter to d to listen f Analog L bypassin Transmit TL2 0 0 0 0 1 1 1 1 1	g this bit nust be s , the tran ress more tetect ans oop Bacl g the rec level ad TL1 0 0 1 1 0 0 1 1	from 0 et to en- nsmit le nitor mo- swer ton dl progr k. Where eive filte just bits TL0 0 1 0 1 0 1 0 1 0 1 0	DESCRIPTION to 1 or 1 to 0 will reverse the phase of the 2100 Hz Answer Tone. able the tone detector. vel is further attenuated by 1 dB. (See TL0–TL2) ode. When set, the receive path can be connected to the high ban the (ALB=0) or to the low band filter scaled down 2.5 times (ALB=1) ess tones during auto dialing. nest, the transmitter output (TXA) is connected to the receive path er. based on the following table: TRANSMIT LEVEL AT TXA PIN 0 dBm -2 dBm -4 dBm -6 dBm -8 dBm -10 dBm -12 dBm -12 dBm -12 dBm -12 dBm -12 dBm -14 dBm -10 dBm -12 dBm -12 dBm -12 dBm -12 dBm -14 dBm -10 dBm -12 dBm				

It is up to the user to make sure that the expected tone falls within the passband of the filter. If the receive filter is set to forward channel V.23 mode, all tones except 390 Hz can be detected. The 390 Hz tone can be detected when modem is in V.23 reverse channel mode.

TONE Reg	giste	r: Address	(A4-A	1) = 1011			
BIT NUMB	BER	BIT NAME				DESCRIPTION	anaroso a
Bit 7	Critesu	Unused	116 010	Decardo re	dw loss (\$ elig) 21	externally provided on SC	
Bit 6	ala) n Siria Marita Marita	HNDSHK	This demo mode	bit is set or odulators ar e.	nly during handsh e enabled. When cl	aking sequence. When se leared, FSK demodulator is	t, both FSK and PSK/C disabled when in high sy
Bit 5		TONEON	When	n set, the ou generator is	tput of the tone ger squelched.	nerator appears at TXA. Wh	hen cleared, the output o
Bit 4		DTMF*	Whe but c	n set, the DT other tones o	MF generator is tur can be generated.	med on. When cleared, the I	DTMF generator is turned
Bits 3–0		D3-D0	Spec	ify the desir	ed tone (see the fol	lowing table):	
DTMF	D3	D2	D1	D0	DIGIT DIALED	TONE OUTPUT	FREQUENCIES (H
1	0	0	0	0	0	941	1336
1	0	0	0	1	1	697	1209
1	0	0	1	0	2	697	1336
1	0	0	1	1	2	697	1477
1	0	0	1	1	4	770	1209
1	0		0	0	5	. 770	1336
1	0	1	0	I	5	770	1477
1	0	1	1	0	6	952	1209
1	0	1	1	1	1	032	1336
1	1	0	0	0	8	052	1477
1	1	0	0	1	9	852	1209
1	1	0	1	0		941	1209
1	1	0	1	1	(A)	697	1633
1 1	1	1	0	0	(B)	770	1633
1 1	1	1	0	1	(C)	852	1633
1	1	1	1	0	#	941	1477
1	1	1	1	1	(D)	941	1633
0	0	0	0	0	No	tone; tone generator turned	d off
0	0	0	0	1		550	
0	0	0	1	0		1800	
0	0	0	1	1		2100	
0	0	1	0	0		1300	
0	0	1	0	1	No	tone; tone generator turne	d off
0	0	1	1	x	No	o tone; tone generator turne	d off
0	1	x	x	x	No	o tone; tone generator turne	d off
				2112.33	ALT BASHING	712 1 712 110	TU .
Note: TC	NEO	N must also b	ontrolle	generate D	TMF signals.	ess (A4-A1) = 1100	
BIT NUN	ABER	BIT NAM	IE	in the		DESCRIPTION	
Bit 7		Unused		- ali t	111-		
Bit 6		AGCVT	Wł	nen set, pre	vents gain hit due	to AGC's gain step. This	is bit must be set durin d before switching to 16

Bits 5–0 G5–G0 Control the gain of the PGC within a range from –10 to +37.5 dB in 0.75 dB steps. (See the following table):

CONTROL REGISTI	ERS (Cont.)						
	G5	G4	G3	G2	G1	G0	PGC GAIN (dB)
	0	0	0	0	0 -	0	-10.0

0	0	0	0	0 -	0	-10.0	
0	0	0	0	0	1	-9.25	
0	0	0	0	1	0	-8.5	
0	0	0	1	0	0	-7.0	
0	0	1	0	0	0	-4.0	
0	1	0	0	0	0	+2.0	
1	0	0	0	0	0	+14.0	
1	1	1	1	1	1	+37.25	

Note: Signal level is adjusted (before entering the filter) by an internal AGC with +12 dB or 0 dB gain, plus a fixed gain of 5 dB.

DATA Register: Address (A4-A1) = 1101

BIT NUMBER	BIT NAME	DESCRIPTION
Bit 7	Unused	1200 Hz dock on the SCT pin that vided on its "SCTE" pin. origi
Bit 6	PLLJAM	When this bit is set, the DPLL will be reset by the next rising edge of the received baud clock. This bit must remain high for at least one baud period. It should be cleared by the processor to end the jamming mode. PLLFRZ (see below) overrides PLLJAM when both are enabled.
Bit 5	PLLFRZ	Phase locked loop freeze. When this bit is set, the DPLL begins to run freely regardless of the received baud clock. To re-enable the DPLL locking, the bit must be cleared by the processor. PLLFRZ overrides PLLJAM when both are enabled.
Bit 4	PLLFAST	When set, the DPLL operates in "fast" locking mode. In this mode, the DPLL is updated on every baud period by 13 μ s steps. When this bit is cleared (default mode), the DPLL operates in "normal" locking mode and is updated once every 8 baud periods by 6.5 μ s steps.
Bit 3–0	RD3-RD0	Four-bit Received Data. Used only in high speed (1200 or 2400 bps) mode, they are descrambled by the processor and shifted out by the SC11026. Sync to Async is also done by the SC11026, when in the asynchronous mode. RD0 is the first bit appearing on the RXD pin, followed by RD1, RD2 and RD3. In the 1200 bps mode, only RD0 and RD1 are shifted out during one baud period.

AUDIO Register: Address (A4-A1) = 1110

BIT NUMBER	IT NUMBER BIT NAME DESCRIPTION									
Bit 7	Unused		1127	HEOSH						
Bit 6	DISS	When this (TXSEL0-:	When this bit is set, the scrambler is disabled, when cleared, it is enabled. Transmit select bit (TXSEL0-2) override this bit when in "transmit internal mode".							
Bit 5	PGCZ	When set, canceled b	hen set, the output of the PGC is grounded. DC offset of the demodulator can be stored and nceled by the controller.							
Bit 4–2	TEST	Test bits u	Fest bits used for factory testing. For normal chip operation, these bits must be cleared.							
Bit 1	ALC1	Audio lev	Audio level control bit 1.							
Bit O	ALC0	Audio lev according	el control to the follo	bit 0. These two bits are used to co owing table:	ntrol the audio level at AUDIO pin					
		ALC1	ALC0	AUDIO ATTENUATION (dB)						
		0	0	Audio off						

Note: The audio signal may be amplified by 12 dB by the line receiver AGC before being fed to the audio attenuator.

0

1

1

1

6

0 (no attenuation)

241

SC11026

SYNCHRONOUS OPERATION

Transmitter Timing

SC11026

Case 1—SC11026 Provides the Timing to the Data Terminal Equipment (DTE). See Figure 3.

If the DTE can lock to an external clock, then all that needs to be done isto put the SC11026 in the synchronous mode. This provides a 2400/ 1200 Hz clock on the SCT pin that can be used as a clock source for the DTE. The Transmit Phase-Locked-Loop (TX PLL) of the SC11026 will be in free-running mode. Case 2—SC11026 Should Lock Its Transmit Timing to the Clock Source Provided by the DTE.

In this case, after selecting synchronous mode, also select "Locked" mode.

The TX PLL of SC11026 will then synchronize itself to the clock provided on its "SCTE" pin.

Case 3—Slave mode. The Transmit Timing is slaved to the receiver recovered clock. Select synchronous mode and connect SCTE to SCR. In any case, the SC11026 will sample the data on the rising edge of the clock.

Receiver Timing

In synchronous mode, the recovered clock will be provided on the SCR pin and the transitions of RXD will be on the falling edges of this clock. Data is valid on the rising edge of the clock.

Bi

SYNCHRONOUS MODE CHART

Transmitter Timing



SCR

Figure 3. SC11026 Synchronous Mode Timing Diagrams.

work the autoic signal may normalized by its an ey the

SPECIFICATIONS	
Absolute Maximum Ratings (Notes 1–3)	
Supply Voltage, V _{CC}	6 V
Supply Voltage, V _{SS}	-6 V
DC Input Voltage (Analog Signals)	V _{ss} -0.6 to V _{CC} +0.6 V
DC Input Voltage (Digital Signals)	V _{SS} =0.6 to V _{CC} +0.6 V
Storage Temperature Range	-65 to 150°C
Power Dissipation (Note 3)	500 mW
Lead Temperature (Soldering 10 Sec.)	300°C

Notes: 1. Absolute maximum ratings are those values beyond which damage to the device may occur.

2. Unless otherwise specified, all voltages are referenced to ground.

3. Power dissipation temperature derating-Plastic package: -12 mW/C from 65°C to 85°C.

Operating Conditions

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNITS
T _A	Ambient Temperature		0		70	°C
V _{CC}	Positive Supply Voltage		4.5	5.0	5.5	V
V _{SS}	Negative Supply Voltage		-4.5	-5.0	-5.5	V
GND	Ground			0		V
F _C	Clock Frequency		9.8295	9.8304	9.8313	MHz
T _R , T _F	Input Rise or Fall Time	All digital inputs except CLKIN	e PARA3		500	ns
T _R , T _F	Input Rise or Fall Time	CLKIN	LIA 61 bits	Address V	20	ns

DC Electrical Characteristics (T_A = 0 TO 70°C. V_{CC} = +5 V \pm 10%, V_{SS} = -5 V \pm 10%)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNITS
I _{cc}	Quiescent Current	Normal	A CER make	18	35	mA
I _{SS}	Quiescent Current		dibber to	18	35	mA
V _{IH}	High Level Input Voltage; Digital pins	dgid	2.4	obse en 60	RMAG	V
V _{IL} TTL CMOS	Low Level Input Voltage; Digital pins	3.)	A Sean of ba	n to bad	0.8 0.3 x V _{CC}	V
V _{OH} TTL CMOS	High Level Output (I _{OH} = 0.5 mA)	itti Dingh	2.4 0.7 x V _{CC}	End of a	HJHW	V
V _{OL} TTL CMOS	Low Level Output (I _{OL} = 1.6 mA)		(In ALE NI)	MCS 100	0.6 0.3 x V _{CC}	v
VXTA	Maximum Peak Output Level on TXA pin	$V_{CC} = +5 V$ $V_{SS} = -5 V$	±3	ALEPA	TALE	V

Notes: 1. Absolute maximum ratings are those values beyond which damage to the device may occur.

2. Unless otherwise specified, all voltages are referenced to ground.

3. Power dissipation temperature derating-Plastic package: -12 mW/C from 65°C to 85°C.



T	CAROL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
-	SYMBOL	A LE LOW		30			ns
	TAVEL	Address valid to ALE low		40		1	ns
2	THAD	Hold address after ALE low		10			ns
3	TALRD	Delay from ALE low to RD low		45			115
	TDVRL	Data valid after RD low	and and are visit	- politicity	100304	180	ns
	TRD	Read pulse width	PTION	200		237	ns
	TDUPD	Data hold after RD high		0	Quint		ns
0	THIP	Write pulse width	- P	150	-		ns
	IWK	Data setur before WR high		70			ns
8	TDVWR	Data setup belore wik high		15	1.30		ns
9	TDHWR	Data hold after WR high				-	ns
10	TRHLH	End of read to next ALE	Notings.	55		ENCS	ns
11	TWHLH	End of write to next ALE	10-10-010	120		-	115
12	TDVRH	Data valid set-up to RD high		15		1000	IIS
13	TMCAL	MCS low to ALE high	$(Am \partial I = {}_{jej}b \in$	10	(Joseph)	TT	ns
13	TALE	ALE Pulse width		40	_	1000	ns

Vote

244

APPLICATIONS INFORMATION

Applications

The SC11026 with an external control microprocessor, a telephone line interface and a suitable computer interface, can implement a complete 2400 bps modem for many applications with a minimum of components and cost. Figure 7 shows the common portion of such a modem using the SC11026 with a telephone line interface. Sierra's SC22101, 128 byte E² memory is used to store default parameters and often used phone numbers. The SC11021 controller also supports a serial E² memory as an alternative. Figures 6 and 7 show the stand-alone and PC bus integral modems implemented with Sierra's SC11021 controllers. Figure 8 shows the connections for an internal ROM special purpose controller. Figure 9 shows an RS-232C serial interface for implementing a stand-alone modem. Figure 10 shows a parallel bus interface for implementing an internal modem for an IBM PC/XT/AT compatible computer as shown in Figure 6, while Figure 13 shows the interface required for implementing the same internal modem when used with the controller shown in Figure 12. Figure 11 shows a power supply schematic for a stand-alone modem application.

Various modem configurations can be realized by combining schematics shown in Figures 5 thru 13. A Hayes compatible stand-alone smart modem (Fig. 5) can be implemented by combining Figures 7, 8, 9 and 11.

The internal version for an IBM PC/XT/AT compatible (Fig. 6) can be implemented using Figures 7, 8 and 10.

An Alternative to the controller of Figure 8 is shown in Figures 12 and 13.

For performance evaluation, the circuit shown in Figure 14 can be used to obtain the receiver constellation. Quality of the signal processing performed by the modem can thus be visualized by observing the constellation for various line conditions and signal to noise ratios.

Crystal Oscillator

The controller requires a parallel resonant 19.6608 MHz crystal designed with CL = 18 pF and tolerance of $\pm 0.01\%$ (such as Saronix NYP196-18). With this crystal, use 27 pF to ground from XTAL1 (Pin 10) and XTAL2 (Pin 11). Clock frequency measured at CKOUT (Pin 7) must be within $\pm 0.005\%$ of 9.8304 MHz.

Power Supply Decoupling and Circuit Layout Consideration

For optimum performance at low received signal levels with low s/n

ratios, it is important to use the recommended power supply decoupling circuit as shown in Figure 7. SC11026

Small inductors in series with the supplies help suppress RFI as well as improve the power supply noise rejection capability of the SC11026. A 10 Ω , 1/4 W resistor in place of, or in series with, the inductor in the SC11026 power leads has been found to be helpful in computer based products where the power supplies are particularly noisy.

The 10 μ F capacitors should be a tantalum type while the 0.1 μ F capacitors should have good high frequency rejection characteristics—monolithic ceramic types are recommended. It is important to locate the decoupling capacitors as close to the actual power supply pins of the SC11026 as possible. It is also recommended that the analog ground and digital ground buses be routed separately and connected at the common ground point of the power supply. Avoid routing digital traces through the analog area.

Ferrite beads on the ±5 V input to the circuit board should also be considered, both from a modem performance standpoint, as well as an aid in reducing RF radiation from the phone lines.







Figure 6b. Internal Smart Modem for PC Bus Applications with External ROM. (Not Shown) (With V.23 Answer and Originate Modes)





Figure 7b.

The I/O pins may be used to drive a serial E²PROM in addition to controlling the V.23 mux switch as shown. When reading from the E²PROM, the RXD output should be set high since the DOUT pin of the E²PROM has greater pull-down capability than pull-up. The 5 k Ω resistor must be added to isolate RXD since it is not tristatable. In the majority of applications where answer mode is not required, there is no conflict and the I/O pins can be dedicated to the serial E²PROM function and RXD connected as shown in Figure 1, page 8.



APPLICATIONS INFORMATION (Cont.)



251

APPLICATIONS INFORMATION (Cont.)

SC11026





AO

A1

► A2

- RESET

RDY

:OF

AO

A1

A2

RESET

IOCHRDY

A31

A30

A29

B02

A10



Figure 11. A Typical Power Supply for Stand-Alone Modem Application.

