


4-BIT MCU FOR REMOTE CONTROLLER(MASK TYPE)

DESCRIPTION

SC73C1402 is one of Silan's 4-bit CMOS single-chip micro-controllers for infrared remote control transmitters (IRCTs). It can be implemented in various IRCT circuits by mask option.

FEATURES

- * Operating voltage range: (2.0 ~ 4.0V)
Low static power consumption (<1uA)
- * Program memory: 2Kx 9 bits
The last 1K areas can also be used as data table
- * Data memory (RAM): 16 x 4 bits
- * Timer/counter: 10~15 bits
- * 20 I/O ports, where there is a 4-bit input, two 4-bit outputs and two 4-bit programmable input/output ports(P53 is output but not used as keypress).
- * Oscillator frequency (fosc):
300KHz~2MHz or 2MHz~6MHz selectable by mask option
- * Operating frequency (fmain):
fmain=fosc (when fosc in the range of 300KHz~2MHz)
fmain=fosc/8 (when fosc in the range of 2MHz~6MHz)
- * Carrier frequency: fmain/12
- * Carrier duty: 1/2 or 1/3 duty selectable by program
- * Instruction cycle: 5/fmain
- * Handles various user's codes, repeat key, persist-key press and many other functions
- * Power on reset
- * Supports voltage-drop detection
- * Supports 56 keys in 20-pin package, and 80 keys in 24-pin package.




ORDERING INFORMATION

Device	Package
SC73C1402	SOP-24-375-1.27
SC73C1402A	SOP-20-300-1.27
SC73C1402B	SSOP-20-300-0.65
SC73C1402C	SOP-20-375-1.27
SC73C1402D	DIE
SC73C1402E	SSOP-24-300-0.65

APPLICATIONS

- * Infrared remote control devices, such as TV, Video Cassette Recorder, VTR, laser phonograph and acoustics remote controllers.

BLOCK DIAGRAM**ABSOLUTE MAXIMUM RATINGS** ($T_{amb}=25^{\circ}C$)

Characteristics	Symbol	Value	Units
Supply Voltage	VDD	-0.3 ~ +5.0	V
Input Voltage	VIN	-0.3~VDD+0.3	V
Output Current	IOUT (P53)	-6	mA
Power Consumption	PD	500	mW
Storage Temperature	T _{stg}	-40~+125	°C
Operating Temperature	T _{opr}	-10~+70	°C

www.DataSheet4U.com

ELECTRICAL CHARACTERISTICS ($T_{amb}=25^{\circ}C$, VDD=3.0V)

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units.	
Power Supply Voltage	VDD	All function	2	--	4	V	
Operating Current	IDD	In operating	--	--	0.5	mA	
Oscillation Frequency	FOSC	MASK1	300K	455k	2M	Hz	
		MASK2	2M	4M	6M	Hz	
Static Current	IDS	Oscillator stops	--	--	1	μA	
Input Pull-Down Resistor	R	VDD=3V	P51, P52	50	65	80	KΩ
			P00-P03	80	95	110	KΩ
			P10-P13				
High Input Voltage	VIH	--	0.7VDD	--	VDD	V	
Low Input Voltage	VIL	--	0	--	0.3VDD	V	


(To be continued)

(Continued)

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units.	
High Output Current	IOH	VDD=3V VOH=2.7V	P53	--	-5.5	--	mA
			P52	--	-3.6	--	
			P10-P13	--	-0.8	--	
			P20-P23				
			P30-P33				
P50-P51							
Low Output Current	IOL	VDD=3V VOL=0.3V	P53	--	1.3	--	mA
			P52	--	0.17	--	
			P10-P13	--	0.17	--	
			P20-P23				
			P30-P33				
P50-P51							


PIN CONFIGURATIONS

SOP-24




www.DataSheet4U.com


SOP-20/SSOP-20 project 1



SOP-20/SSOP-20 project 2



SOP-20/SSOP-20 project 3



PIN DESCRIPTION

Symbol	Description
VDD	Power supply (2.0V~4.0V)
GND	
RSTN	Reset (active low)
P50	P-channel open-drain output
XT1	Crystal oscillator output
XT2	Crystal oscillator input
P00~P03	4-bit input pin (with internal pull-down resistor). This pin is used for keyboard scan and to control internal circuit.
P10~P13	4-bit I/O port (It can be set to input or output by program, with internal pull-down resistor). In input mode, it can be used for keyboard scan. In output mode, used for keyboard scan output.
P20~P23	4-bit I/O port (It can be set to input or output by program, with internal pull-down resistor). In input mode, it can be used for keyboard scan. In output mode, can be used for keyboard scan output.
P30~P33	4-bit output pin can be used for keyboard scan output.
P52	It can be set input/output mode by mask option. In output mode, have large current when output high level(can be used to drive LED). In input mode, it can be used for keyboard scan input.
P53	Outputs remote signal with carrier.
P51	It can be set input/output mode by mask option. In output mode, it can be used for keyboard scan output. In input mode, it can be used for keyboard scan input.

FUNCTION DESCRIPTION**1. PC: 11 bits**

PC refers to program counter. The maximum addressing area is 2K bytes in ROM. The program counter contains the address of the instruction that will be executed next. When reset, the value of the PC is cleared to 0. The PC is set to predefined value when one of the 3 following occasions occurs: 1) when the JUMP instruction is executed; 2) when a subroutine call is back; 3) when a program call is back. In the SC73C1402, all instructions are 1-byte OP Code instructions, PC increments by 1 each time an instruction is executed.

2. MBR

Memory buffer register (MBR) is the write-only, higher 4-bit of the program pointer. The ROM of the SC73C1402 can be divided into 16 blocks. Each block has 128 bytes. These blocks can be addressed by the MBR. When the program starts executing a branch instruction, it will load the corresponding value to the MBR register, and then executes the command BSS label.

3. STACK

STACK refers to stack register (11 bits). It stores the previous value of program pointer during execution of subroutine calls. Because there is only one-level hardware stack register, only one-level programs can be called. When the user tries to make a nested two-level program call, an error will occur.

4. B, H, D

BHD refers to the pointers to data table. They are all 4-bit. The last 1K-byte area of ROM (400H~7FFH) can also be used for data table. When addressing the data of the program in ROM, the registers act as the pointers to the data table. In other cases, the H, D registers can be used as general purpose registers. Data stored in the data table can be addressed by the 2 transmit instructions (see the following 2 instructions: LDL A, @HD, and LDH A, @HD. When executing the above 2 transmit-instructions, the program searches the data in the data table automatically. The lower 10-bit of the ROM is decided by the lower 2-bit of the B register, and all bits of the H & D register.

When the BR [3] of B register is set to "1", the carrier duty is 1/2; when BR [3] is set to "0", then the carrier duty is 1/3.

The BR [2] of B register is "1", the carrier output port is opened, if BR [2]=0, the carrier output port is closed.

5. ROM

Address	2k x 9bits
000H	Reset address
001H	
002H ⋮ 01FH	Subroutine address
020H ⋮ 3FFH	Program address
400H ⋮ 7FFH	Data table and program multiplex areas

6. LR

LR refers to the L register (4 bits). It is often used to store the pointer of RAM addresses, and can also be used as a general-purpose register.

7. RAM

RAM refers to data memory. It consists of 16 x 4bits and is used to store temporary data and results after a program is executed. There are two RAM addressing modes: one for indirect addressing by the LR register, it can address the entire RAM areas. The other is instruction direct addressing, the lower 3-bit of the instruction specifying the address of the RAM. It can be used to address the lower 8-bit of the RAM, but SC73C1402 does not support this mode. When reset, the contents of RAM are not defined. We recommend users to initialize it at the beginning of the program.

8. ALU

The arithmetic and logic unit plays a leading role in performing various operations of 4-bit binaries. The operation of the ALU will change the carry flag and the zero flag.

9. Acc

4-bit accumulator, it is mostly used to store data and results.

10. CF


CF refers to carry flag.

11. SF

SF refers to the status flag. When reset, the status flag is initialized to 1.

12. PR

PR refers to the port register, which specifies the input mode or output mode of the I/O ports, is 4-bit write-only. When one bit of PR is 1, the corresponding port is set to output mode; if the bit of PR is 0; then set to input mode. The execution of the HOLD instruction won't affect the status of PORT1 and PORT2. When reset, the value of the PR is 0000B.



13. PORT

SC73C1402 has five groups of I/O ports, altogether 20 pins.

P0 port: P03~P00, 4-bit input port, with internal pull-down resistor; it can release the HOLD mode at high level.

P1 port (P13~P10) and P2 port (P23~P20) can be set to input/output mode by program. In input mode, it can release HOLD mode at high level.

P3 port (P30~P33) output port.

P5 port (P53, P52, P51, P50)

P50: output pin, P-channel open-drain output, this pin is always used to select system code.

P51: output pin, this pin is always used to select system code.

P52: output pin. It can output large current when output high level; this pin can be used to drive LED display.

P53: Large current output port, this pin can be used to output infrared remote signal. If P53 is set to 1, this pin outputs modulated signal with carrier whose frequency is $OSC/12$ (1/3 duty). If it is set to 0, this pin outputs low level signal.

When the MCU reads the P5 port, it reads the contents of the timer instead of port status.


P53	P52	P51	P50
IT3	IT2	IT1	IT0

14. Timer/counter

SC73C1402 has an on-chip 17-bit timer. The clock source of the timer is the main frequency (f_{main}) of the circuit. There are timing steps from 10 steps (which generates pulses with frequency $f_{main}/2^{10}$) to 15 ($f_{main}/2^{15}$). The timer outputs pulse frequency ranging from $f_{main}/2^{10}$ to $f_{main}/2^{15}$, it can be used for timer after releasing the HOLD mode, and it can also be used as a WDT. After release the HOLD mode released and the timer reset instruction TMRST executed, the timer value is cleared.

15. TR

TR refers to the timer register. It selects the status of the timer mode, 4-bit write-only. The SC73C1402 has no special instructions to read the register, so please use the following instructions: LD A, %5 or LD @LR, %5. The corresponding relationships are: P53—IT3; P52—IT2; P51—IT1; P50—IT0.



16. IBNS

The control bit of the read timer. When the value is 0, read P53 (IT3), IT2~IT0 become 0; when the value is 1, read 4-bit data P53~P50 (IT3~IT0).

P53: $2^{15}/f_{main}$

P52: $2^{14}/f_{main}$

P51: $2^{13}/f_{main}$

P50: $2^{12}/f_{main}$

TIBS: only valid when IBNS=0

000: $2^{10}/f_{main}$	50% duty	100: $2^{12}/f_{main}$	75% duty
001: $2^{11}/f_{main}$	50% duty	101: $2^{13}/f_{main}$	50% duty
010: $2^{11}/f_{main}$	75% duty	110: $2^{13}/f_{main}$	75% duty
011: $2^{12}/f_{main}$	50% duty	111: $2^{14}/f_{main}$	50% duty

The value of timer increments by 1 each time a clock is coming. When executing the instruction IN %5, A=LD A, %5 and IN %5, @LR=LD @LR, %5, the timer sends the complement value of the counter to the A and RAM. Therefore, after reset, every bit of the read timer is set to 1.

The maximum adjustable time of the timer is $2^{16}/F_{MAIN}$. When the timer acts as a WDT and the timer is activated, it must execute the TMRST instruction and clear the timer in $2^{16}/F_{MAIN}$'s time, otherwise, it will lead the WDT to overflow, and cause the MCU to reset.


17. POC circuit

The POC circuit monitors the power supply voltage and applies an internal reset to the micro-controller.

The POC circuit has the following functions:

- Generates an internal reset signal when $V_{DD} \leq V_{POC}$ ^{note1}.
- Cancels an internal reset signal when $V_{DD} > V_{POC}$.

Here, V_{DD} : power supply voltage, V_{POC} : POC detection voltage (including V_{POC1} & V_{POC2}).



Notes1. V_{POC} is different in different conditions. When powered on, the V_{POC} value is V_{POC1} ($V_{POC1} = 1.8\text{V} \sim 2.0\text{V}$);

when working, V_{POC} is approximately V_{POC2} in normal conditions ($V_{POC2} = 1.2\text{V} \sim 1.6\text{V}$).

2. Actually, there is a short oscillation stabilization wait time before the circuit is in operation mode.

The oscillation stabilization wait time is about $2^{16}/f_{main}$.

3. The POC circuit generates an internal reset signal when the power supply voltage has fallen.

18. Instruction cycle

Instructions and internal operations are executed in sync with the main clock. The minimum unit of instruction is called the instruction cycle. SC73C1402 has 1 and 2-cycle OP code instructions.

An instruction cycle consists of 5 states (STCLK1 – STCLK5). Each state consists of 1 main clock.

Therefore, the instruction cycle time is $5/f_{main}$ [s].

INSTRUCTION SETS**1. Transmit instruction:**

Instruction	Operation	CF	SF	Cycle
LD A, L	$A \leftarrow LR$	---	1	1
LD A, D	$A \leftarrow DC$	---	1	1
LD A, H	$A \leftarrow HR$	---	1	1
LD A, @LR	$A \leftarrow RAM(LR)$	---	1	1
LD A, #K	$A \leftarrow K$	---	1	1
LDL A, @HD	$A \leftarrow ROM(HD) L$	---	1	2
LDH A, @HD	$A \leftarrow ROM(HD) H$	---	1	2
LD L, A	$LR \leftarrow A$	---	1	1
LD L, #K	$LR \leftarrow K$	---	1	1
LD @LR, A	$RAM(LR) \leftarrow A$	---	1	1
LD @LR, #K	$RAM(LR) \leftarrow K$	---	1	1
LD DC, A	$DC \leftarrow A$	---	1	1
LD P, A	$PR \leftarrow A$	---	1	1
LD T, A	$TR \leftarrow A$	---	1	1
LD B, A	$BR \leftarrow A$	---	1	1
LD H, A	$HR \leftarrow A$	---	1	1

- a. LD A, L Load values in the LR register to the accumulator.
- b. LD A, D Load values in the DC register to the accumulator.
- c. LD A, H Load the values in the HR register to the accumulator.
- d. LD A, @LR Load the contents of RAM pointed at by the LR register to the accumulator.
- e. LD A, #K Load the 4-bit immediate K to accumulator.
- f. LDL A, @HD Load the lower 4-bit of ROM data pointed at by the HD to the accumulator.
- g. LDH A, @HD Load the higher 4-bit of ROM data pointed at by the HD to the accumulator.
- h. LD L, A Load the contents of the accumulator to the LR register.
- i. LD L, #K Load immediate K to the LR register.
- j. LD @LR, A Load the content of the accumulator to RAM pointed at by the LR register.
- k. LD @LR, #K Load the immediate K to RAM pointed at by the LR register.
- l. LD DC, A Load the content of the accumulator to the DC register.
- m. LD P, A Load the content of the accumulator to the port register (PR).
- n. LD T, A Load the content of the accumulator to the timer register.
- o. LD B, A Load the content of the accumulator to the BR register.
- p. LD H, A Load the content of the accumulator to the HR register.

Executing the above 15 transmit-instructions will not affect the carry flag and the status flag remains 1.

2. Input/output instruction

Instruction	Operation	CF	SF	Cycle
IN A, %P	$A \leftarrow PORT(P)$	---	/Z	2
IN @LR, %P	$@LR \leftarrow PORT(P)$	---	/Z	2
OUT %P, A	$PORT(P) \leftarrow A$	---	1	2
OUT %P, @LR	$PORT(P) \leftarrow @LR$	---	1	2

- a. IN A, %P Move the value of port (P) to the accumulator
- b. IN @LR, %P Move the value of port (P) to ROM pointed at by the LR register.
- c. OUT %P, A Move the contents of the accumulator to port (P).
- d. OUT %P, @LR Load the contents of RAM pointed at by the LR register to port (P).

The above four input/output instructions are used mostly for port operation; the two read instructions would affect the status flag SF.

3. Arithmetic and logical instructions

Instruction	Operation	CF	SF	Cycle
ADD A, @LR	$A \leftarrow A + \text{RAM}(\text{LR})$	---	/C	1
ADDC A, @LR	$A \leftarrow A + \text{RAM}(\text{LR}) + \text{CF}$	C	/C	1
ADD A, #K	$A \leftarrow A + K$	---	/C	1
ADD L, #K	$\text{LR} \leftarrow \text{LR} + K$	---	/C	2
SUBRC A, @LR	$A \leftarrow \text{RAM}(\text{LR}) - A - \text{CF}$	C	C	1
INC @LR	$\text{RAM}(\text{LR}) \leftarrow \text{RAM}(\text{LR}) + 1$	---	/C	1
DEC @LR	$\text{RAM}(\text{LR}) \leftarrow \text{RAM}(\text{LR}) - 1$	---	C	1
INC D	$\text{DC} \leftarrow \text{DC} + 1$	---	/C	1
DEC D	$\text{DC} \leftarrow \text{DC} - 1$	---	C	1
AND A, @LR	$A \leftarrow A \& \text{RAM}(\text{LR})$	---	/Z	1
OR A, @LR	$A \leftarrow A \text{RAM}(\text{LR})$	---	/Z	1
XOR A, @LR	$A \leftarrow A \wedge \text{RAM}(\text{LR})$	---	/Z	1

- a. ADD A, @LR Add the contents of RAM pointed at by the LR to accumulator. Store the sum in the ACC. This operation will affect SF, SF=/CF.
- b. ADDC A, @LR Add the contents of RAM pointed at by the LR register to accumulator with carry. Store the carry bit in the CF. This operation will affect SF, SF=/CF.
- c. ADD A, #K Add immediate K to accumulator. Store the sum in the ACC. This operation will affect SF, SF=/CF.
- d. ADD L, #K Add immediate K to the LR register. Store the sum in the LR. This operation will affect SF, SF=/CF.
- e. SUBRC A, @LR Subtract instruction with borrow (the complement of carry). Subtract the contents of the accumulator from the contents of RAM pointed at by the LR register, subtract the complement of the carry bit, then store the results in the accumulator, transfer the carry bit to the CF. This will affect SF and CF, SF=CF.
- f. INC @LR Increment instruction, it increments the contents of RAM pointed at by the LR register by 1. This will affect SF, SF=/CF.
- g. DEC @LR Decrement instruction. The contents of RAM pointed at by the LR register decrement by 1. This will affect SF, SF=CF.
- h. INC D Increment instruction, it increments the contents of the D register by 1. This will affect SF, SF=/CF.
- i. DEC D Decrement instruction, it decrements the contents of the D register by 1. This will affect SF, SF=/CF.
- j. AND A, @LR The contents of the accumulator and RAM pointed at by the L register are ANDed

- and the results are stored in the accumulator. SF changed, SF= \bar{Z} .
- k. OR A, @LR The accumulator content and the contents of RAM pointed at by the L register are ORed and the results are entered in the accumulator. SF changed, SF= \bar{Z} .
- l. XOR A, @LR The contents of the accumulator and RAM pointed at by the L register are XORed and the results are stored in the accumulator. SF changed, SF= \bar{Z} .

4. Bit operation instructions

Instruction	Operation	CF	SF	Cycle
CLR @LR, b	RAM (LR) $b \leftarrow 0$	---	1	2
SET @LR, b	RAM (LR) $b \leftarrow 1$	---	1	2
TEST @LR, b	$SF \leftarrow \text{RAM (LR) } b$	---	*	2

- a. CLR @LR, b Clear the B bit of the RAM pointed at by the LR register.
- b. SET @ LR, b Set the B bit of the RAM pointed at by the LR register to be 1.
- c. TEST @LR, b Test the B bit of the RAM pointed at by the LR register. If this bit is 1, the SF is set to 0; otherwise, the SF is set to 1.

5. Carry operation instructions

Instruction	Operation	CF	SF	Cycle
CLR CF	$CF \leftarrow 0$	0	1	2
SET CF	$CF \leftarrow 1$	1	1	2
TESTP CF	$SF \leftarrow CF$	---	*	1

- a. CLR CF Clear the carry flag to logic zero.
- b. SET CF Set the carry flag to logic 1.
- c. TESTP CF Test the carry flag, sent the carry flag to SF.

6. Branch instructions

Instruction	Operation	CF	SF	Cycle
BSS label		---	1	2
LD MBR, #K		---	---	1

Only when SF is 1, the JUMP instruction is executed; otherwise it will execute the next instruction.

Notes:

- a. Label Jump destination address
- b. #K Immediate (0~15)
- c. b Bit addressing (0~3)
- d. %P Port address

7. Subroutine instructions

Instruction	Operation	CF	SF	Cycle
CALLS label		---	---	2
RET		---	---	2

When executing subroutine call and return instructions, the subroutine starting address is limited from 000H to 01FH.

8. Others

Instruction	Operation	CF	SF	Cycle
HOLD		---	1	1
NOP		---	---	1
TMRST	Reset timer counter	---	---	1

- a. HOLD instruction After executing this instruction, the MCU is in the power-save mode, the clock stops oscillation, and power consumption reduces.
- b. NOP instruction Null operation. It doesn't affect anything.
- c. TMRST Timer clear command, it will clear all values of the timer to 0. This instruction is often used to reset the WDT in program.


Note: C: CF, the carry flag is 1 if there is a carry when executing the addition instructions, or if there is no borrow when executing the subtract instructions.

Z: Zero, when the data sent to ACC and RAM is 0, the zero flag is 1.

*: The asterisk symbol means the value of the corresponding flag is directly set by the instruction.

--: This symbol means the instruction won't affect the corresponding flag.


TYPICAL APPLICATION CIRCUIT



www.DataSheet4U.com

- Note: 1. The connections of the two capacitors with VDD should be as close as possible to the application circuits.
2. The connections between the two capacitors and the VDD, the two capacitors and the ground should be as short as possible.


TYPICAL APPLICATION CIRCUIT (CONTINUED)



www.DataSheet4U.com

- Note: 1. The connections of the two capacitors with VDD should be as close as possible to the application circuits.
2. The connections between the two capacitors and the VDD, the two capacitors and the ground should be as short as possible.

TYPICAL PCB WIRE LAYOUT SCHEMATIC:




The above IC is only used to indicate the existence of it, not to specify.

Note:

- * In wire layout, the power-filter-capacitor should be placed near to the IC.
- * In wire layout, the user should avoid long power line and ground line.
- * It is recommended infrared transmission unit and the IC ground line be laid out separately, or widening the connection lines.
- * The emitter of the triode should connect a $1\ \Omega$ resistor at least.

www.DataSheet4U.com It is recommended to use the 9014 triode.

CHIP TOPOGRAPHYChip size: 1.15X1.15(mm²)

Note: The substrate is connected with GND.

www.DataSheet4U.com


PAD COORDINATES

Pad No.	Symbol	X	Y	Pad No.	Symbol	X	Y
1	VDD	-462.00	-314.35	13	P20	462.00	289.65
2	RSTN	-440.40	-462.00	14	P21	462.00	405.65
3	XT1	-320.40	-462.00	15	P22	283.30	460.15
4	XT2	-200.40	-462.00	16	P23	163.30	460.15
5	P00	159.60	-462.00	17	P30	43.30	460.15
6	P01	279.60	-462.00	18	P31	-76.70	460.15
7	P02	462.00	-406.35	19	P32	-196.70	460.15
8	P03	462.00	-290.35	20	P33	-316.70	460.15
9	P10	462.00	-174.35	21	P52	-462.00	165.65
10	P11	462.00	-58.35	22	P53	-462.00	45.65
11	P12	462.00	57.65	23	P51	-462.00	-74.35
12	P13	462.00	173.65	24	GND	-462.00	-194.35

PACKAGE OUTLINE


SOP-20-300-1.27

Unit: mm



SSOP-20-300-0.65

Unit: mm




www.DataSheet4U.com

PACKAGE OUTLINE


SOP-24-375-1.27

Unit: mm




SOP-20-375-1.27

Unit: mm



www.DataSheet4U.com

PACKAGE OUTLINE**SSOP-24-300-0.65****Unit: mm**

www.DataSheet4U.com

HANDLING MOS DEVICES:

Electrostatic charges can exist in many things. All of our MOS devices are internally protected against electrostatic discharge but they can be damaged if the following precautions are not taken:

- Persons at a work bench should be earthed via a wrist strap.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed for dispatch in antistatic/conductive containers.

Note: IC oscillator input mustn't be on the outside layer, thus to avoid the abnormal working when human body touches the remote controller without crust in testing.