

SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator

General Description

The SC9193 is designed for portable RF and wireless applications with demanding performance and space requirements. The SC9193 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. A noise bypass pin is available for further reduction of output noise. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The SC9193 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The SC9193 consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. Available in the 5-lead of SC-70, SOT-23 and WDFN-6L 2x2 packages.

Features

- Ultra-Low-Noise for RF Application
- Ultra-Fast Response in Line/Load Transient
- Quick Start-Up (Typically 50µs)
- < 0.01µA Standby Current When Shutdown
- Wide Operating Voltage Ranges: 2.5V to 5.5V
- > TTL-Logic-Controlled Shutdown Input
- Low Temperature Coefficient
- **Current Limiting Protection**
- Thermal Shutdown Protection
- Only 1µF Output Capacitor Required for Stability
- High Power Supply Rejection Ratio
- \triangleright Custom Voltage Available
- ROHS Compliant and 100% Lead (Pb)-Free


Applications

- CDMA/GSM Cellular Handsets
- **Battery-Powered Equipment**
- \triangleright Laptop, Palmtops, Notebook Computers
- Hand-Held Instruments
- \triangleright **PCMCIA Cards**
- Portable Information Appliances

Marking Information

For marking information, contact our sales representative directly or through a Finemad distributor located in your area, otherwise visit our website for detail.

Ordering Information



Note:

Finemad Pb-free and green products are:


- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.
- 100% matte tin (Sn) plating.




SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator

Pin Configurations




Typical Application Circuit



Functional Pin Description

Pin Name	Pin Function					
EN	Chip Enable (Active High). Note that this pin is high impedance. There should be a pull low $100k\Omega$					
EIN	resistor connected to GND when the control signal is floating.					
BP	Reference Noise Bypass					
GND	Ground					
VOUT	Output Voltage					
VIN	Power Input Voltage					

Function Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage-----Power Dissipation, PD (a) TA = 25°C WDFN-6L 2x2 -----



SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator

>	Package Thermal Resistance (Note 4)	-
	SOT-70-5,θJA	333°C/W
	SOT-23-5, θJA	250°C/W
	WDFN-6L 2x2, θJA	165°C/W
>	Junction Temperature	150°С
>	Lead Temperature (Soldering, 10 sec.)	260°C
>	Storage Temperature Range	−65°C to 150°C
>	ESD Susceptibility (Note 2)	
	HBM (Human Body Mode)	- 2kV
	MM (Machine Mode)	- 200V

Recommended Operating Conditions (Note 3)

	Supply Input Voltage	2.5V to	5.5V
--	----------------------	---------	------

- EN Input Voltage ------ 0V to 5.5V

Electrical Characteristics ($V_{IN} = V_{OUT} + 1V$, $C_{IN} = C_{OUT} = 1\mu F$, $C_{BP} = 22nF$, $T_A = 25^{\circ}C$, unless otherwise specified)

Parameter		Symbol	Test Conditions		Тур	Max	Unit	
Output Voltage Accuracy		ΔV_{OUT}	$I_{OUT} = 1 \text{mA}$	-2		+2	%	
Current Limit		I_{LIM}	$R_{LOAD} = 1\Omega$		400	-	mA	
Quiescent Curre	ent	I_Q	$V_{EN} \geqslant 1.2V, I_{OUT} = 0mA$		90	130	uA	
Dropout Voltage	(Note 5)	V_{DROP}	$I_{OUT} = 100 \text{mA}, V_{OUT} > 2.8 \text{V}$	-	170	200	mV	
Dropout Voltage	e (Note 5)		$I_{OUT} = 150 \text{mA}, V_{OUT} > 2.8 \text{V}$		220	300		
Line Deculation		A X 7	$V_{IN} = (V_{OUT} + 1V)$ to 5.5V,			0.3	%	
Line Regulation	l	$\Delta V_{\rm LINE}$	$I_{OUT} = 1 \text{ mA}$					
Load Regulation	n	ΔV_{LOAD}	$1 \text{mA} < I_{\text{OUT}} < 150 \text{mA}$			0.6	%	
Standby Curren	t	I_{STBY}	$V_{EN} = GND$, Shutdown		0.01	1	uA	
EN Input Bias C	EN Input Bias Current		$V_{EN} = GND \text{ or } V_{IN}$		0	100	nA	
EN Threshold	Logic-Low Voltage	$V_{\rm IL}$	$V_{IN} = 3V$ to 5.5V, Shutdown			0.4	V	
EN Threshold	Logic-High Voltage	V_{IH}	$V_{IN} = 3V$ to 5.5V, Start-Up				V	
Output Naiga V	Output Noise Voltage		10 Hz to 100 kHz, $I_{OUT} = 200$ mA		100		V	
Output Noise vo			$C_{OUT} = 1\mu F$	100			uV_{RMS}	
Power Supply f = 100Hz		PSRR	$C_{OUT} = 1\mu F$, $I_{OUT} = 10mA$		-70		чD	
Rejection Rate $f = 10kHz$					-50		dB	
Thermal Shutdown Temperature		T_{SD}			165		°C	
Thermal Shutdown Temperature		ΔТ			20		°C	
Hysteretic		ΔT_{SD}			30		10	

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are fortress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. Devices are ESD sensitive. Handling precaution recommended.



深圳市富满电子集团股份有限公司


SHEN ZHEN FINE MAD ELECTRONICS GROUP CO., LTD.


SC9193(文件编号: S&CIC0741)


150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator


- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. θ_{JA} is measured in the natural convection at TA = 25°C on a low effective thermal conductivity test board (Single Layer, 1S) of JEDEC 51-3 thermal measurement standard.
- Note 5. The dropout voltage is defined as V_{IN} - V_{OUT} , which is measured when V_{OUT} is V_{OUT} (NORMAL) 100mV.

Typical Operating Characteristics












SC9193(文件编号: S&CIC0741)


150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator





SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator



Applications Information

Like any low-dropout regulator, the external capacitors used with the SC9193 must be carefully selected for regulator stability and performance. Using a capacitor whose value is > 1µF on the SC9193 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The SC9193 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least $1\mu F$ with ESR is $> 25 m\Omega$ on the SC9193 output ensures stability. The SC9193 still works well with output capacitor of other types due to the wide stable ESR range. Figure 1 shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the SC9193 and returned to a clean analog ground.



深圳市富满电子集团股份有限公司

SHEN ZHEN FINE MAD ELECTRONICS GROUP CO., LTD.

SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator




Figure 1

Bypass Capacitor and Low Noise

Connecting a 22nF between the BP pin and GND pin significantly reduces noise on the regulator output, it is critical that the capacitor connection between the BP pin and GND pin be direct and PCB traces should be as short as possible. There is a relationship between the bypass capacitor value and the LDO regulator turn on time. DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance.

Enable Function

The SC9193 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.2 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the SC9193 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

Thermal Considerations

Thermal protection limits power dissipation in SC9193. When the operation junction temperature exceeds 165°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turn on again after the junction temperature cools by 30°C.

For continue operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{Q}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, TA is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification of SC9193, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and TA is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA} is layout dependent) for SOT-23-5 package is 250°C/W, SC-70-5 package is 333°C/W and WDFN-6L 2x2 package is 165°C/W on standard JEDEC 51-3 thermal test board. The maximum power dissipation at $T_A = 25$ °C can be calculated by following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 333 = 300 \text{mW (SC-70-5)}$$

SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 250 = 400 \text{mW (SOT-23-5)}$

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 165 = 606 \text{mW (WDFN-6L } 2x2)$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . For SC9193 packages, the Figure 2 of dating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.





Figure 2. Derating Curve for Packages



SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator




Cumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.800	1.100	0.031	0.044	
A1	0.000	0.100	0.000	0.004	
В	1.150	1.350	0.045	0.054	
b	0.150	0.400	0.006	0.016	
С	1.800	2.450	0.071	0.096	
D	1.800	2.250	0.071	0.089	
е	0.650		0.0)26	
Н	0.080	0.260	0.003	0.010	
L	0.210	0.460	0.008	0.018	

SC-70-5 Surface Mount Package



SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator




Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-5 Surface Mount Package



SC9193(文件编号: S&CIC0741)

150mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator



Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.350	0.008	0.014	
D	1.950	2.050	0.077	0.081	
D2	1.000	1.450	0.039	0.057	
Е	1.950	2.050	0.077	0.081	
E2	0.500	0.850	0.020	0.033	
е	0.650		0.650 0.026		26
L	0.300	0.400	0.012	0.016	

W-Type 6L DFN 2x2 Package