

CMOS 8-STAGE SHIFT-AND-STORE BUS REGISTER

FEATURES:

- 3-state parallel outputs for connection to common bus
- Separate serial outputs synchronous to both positive and negative clock edges for cascading
- Medium speed operation 5 MHz at 10 V
- Quiescent current specified to 15 V
- Maximum input leakage of 1 μA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)
- 5-V, 10-V, and 15-V parametric ratings

DESCRIPTION:


The 4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.


Two serial outputs are available for cascading a number of 4094B devices.

Data is available at the Q_s serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q_s terminal on the next negative clock edge, provides a means for cascading 4094B devices when the clock rise time is slow.

APPLICATIONS

- Serial-to-parallel data conversion
- Remote control holding register
- Dual-rank shift, hold, and bus applications







RECOMMENDED OPERATING CONDITIONS at $T_A = 25\%$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	UNITS		
	(V)	MIN.	MAX.]	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)		3	18	v	
Data Setup Time, t _s	5 10 15	125 55 35		ns	
Clock Pulse Width, tw	5 10 15	200 100 83	<u>-</u>	ns	
Clock Input Frequency, fc.	5 10 15	dc	1.25 2.5 3	MH,	
Clock Rise & Fall Time, t,CL, t,CL*	5, 10, 15	_	15	μs	
Strobe Pulse Width, tw	5 10 15	200 80 70	_ _ _	ns	

^{*}If more than one unit is cascaded tCL (for Qs only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





TRUTH TABLE

CL▲	Output	Strobe	Data	ł	allel puts	Serial Outputs		
	Enable			Q1	QN	QS*	Q'S	
	0	×	Х	ОС	ос	Q7	NC	
	. 0	X	X	ОС	ос	NC	Q7	
/_	1	0	X	NC	NC	Q7	NC	
	1	1	0	0	Q _{N-1}	Q7	NC	
	1	1 .	, .1	1	Q _{N-1}	Q7	NC	
	. 1	1	1	NC	NC	NC	Q7	

^{▲ =} Level Change X = Don't Care

Logic 1 = High

NC = No Change

'At the positive clock edge information in the 7th shift register stage is transferred to the 8th register stage and the Qs output.

Logic 0 = Low OC = Open Circuit

STATIC ELECTRICAL CHARACTERISTICS 1

				1			THIG	2	l	1
	1	1	LOW ²		+25°C				Units	. 1
PARAMETER	V _{oo}	Min.	Max.	Min.	Typ.	Max.	Min.	Max.		4
DataSheet410.com		_	5		0.02	5		150	1	
QUIESCENT DEVICE	10		10		0.02	10		300	μ.Α.	1
CURRENT (Ipp)	15		20		0.02	20		600	L	_
3-STATE OUTPUT LEAKAGE CURRENT (In)	15	_	±0.1	-	±10-4	±0.1	_	±1	μΑ.	

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² T_{LOW} = -55°C for C
= -40°C for E

T_{MICH} = +125°C for C
= +85°C for E

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25$ °C; Input t_r , $t_t = 20$ ns, $C_L = 50$ pF

CHARACTERISTIC	V ₀₀ -	LIMITS ALL PACKAGES			UNITS
		MIN.	TYP.	MAX.	URITS
Propagation Delay Time, t _{PHL} , t _{PLN} Clock to Serial Output (O's)	5 10 15	_ _ _	300 125 95	600 250 190	ns
Clock to Serial Output (O's)	5 10 15	_ _ _	230 110 75	460 220 150	ns
Clock to Parallel Output	5 10 15	 	420 195 135	840 390 270	ns
Strobe to Parallel Output	5 10 15	_ _ _	290 145 100	580 290 200	ns
Output Enable to Parallel Output:	5 10 15		140 75 55	280 150 110	ns
t _{PLH}	5 10 15	<u>-</u>	225 95 70	450 190 140	ns
Minimum Strobe Pulse Width, tw	5 10 15		100 40 35	200 80 70	ns
Minimum Clock Pulse Width, tw	5 10 15		100 50 40	200 100 83	ns
Minimum Data Setup Time, t _s	5 10 15	<u>-</u>	60 30 20	125 55 35	ns
Transition Firme;	5 10 15	_ _ _	100 50 40	200 100 80	ns
Clock Rise and Fall Time;	5, 10, 15		_	15	μς
Max. Clock input Frequency, f _{CL}	5 10 15	1.25 2.5 3	2.5 5 6	=	MH,
Average Input Capacitance, C, (Any Input)	_	_	5	_	pF