# Signetics

# **SCN2672T** Programmable Video Timing Controller (PVIC)

**Product Specification** 

### **Microprocessor Products**

### DESCRIPTION

The Signetics SCN2672T Programmable Video Timing Controller (PVTC) is a programmable device designed for use in CRT terminals and display systems that employ raster scan techniques. The PVTC generates the vertical and horizontal timing signals necessary for the display of interlaced or non-interlaced data on a CRT monitor. It provides consecutive addressing to a user-specified display buffer memory domain and controls the CPU-display buffer interface for various buffer configuration modes. A variety of operating modes, display formats, and timing profiles can be implemented by programming the control registers in the PVTC.


A minimum CRT terminal system configuration consists of a PVTC, a Keyboard and Communication Controller, a Display Character and Graphics Generator, a SCB2673/2677 Video and Attributes Controller, a single-chip micro computer such as the 8048, a display buffer RAM, and a small amount of TTL for miscellaneous address decoding, interface, and control. Typically, the package count for a minimum system is between 15 and 20 devices; system complexity can be enhanced by upgrading the microproces-A prantings and sor and expanding via the system ad-


### **FEATURES**

- 5MHz character rate versions
- Up to 256 characters per row
- 1 to 16 raster lines per character
- Up to 128 character rows per
- Programmable horizontal and vertical sync generators
- Interlaced or non-interlaced operation Up to 16k RAM addressing for
- multiple page operation
- Automatic wraparound of RAM
- Addressable incrementable and readable cursor
- Programmable cursor size, position, and blink
- Split screen and horizontal scroll capability
- Llaht pen register
- Selectable buffer interface modes
- Dynamic RAM refresh
- Completely TTL compatible
- Single +5V power supply
- Power-on reset circuit

### **APPLICATIONS**

- CRT terminals
- Word processing systems
- Small business computers
- Home computers





HSYNC GND

8004-9336

### NAPC/ SIGNETICS 7-52-33-49

## Programmable Video Timing Controller (PVTC)

**SCN2672T** 

### **ORDERING INFORMATION**


V <sub>CC</sub> = +5V ± 10%, T <sub>A</sub> = 0°C to +70°C
5MHz
SCN2672TC5I40
SCN2672TC5N40
SCN2672TC5A44

### **FUNCTIONAL DESCRIPTION**

As shown on the block diagram, the PVTC contains the following major blocks:

- Data bus buffer
- Interface Logic
- Operation Control
- Timing
- Display Control
- Buffer Control

### **BLOCK DIAGRAM**



### **Data Bus Driver**

The data bus buffer provides the interface between the external and internal data busses. It is controlled by the operation control block to allow read and write operations to take place between the controlling CPU and the PVTC.

### Interface Logic

The interface logic contains address decoding and read and write circuits to permit communications with the microprocessor via the data bus buffer. The functions performed by the CPU read and write operations are as shown in Table 1.

Table 1. PVTC Addressing

A2	A1	A0	READ (RD = 0)	WRITE (WR = 0)
0	0	0	Interrupt register	Initialization registers <sup>1</sup>
0	0	1	Status register	Command register
0	1	0	Screen start address lower register	Screen start address lower reg.
0	1	1	Screen start address upper register	Screen start address upper reg.
1	0	0	Cursor address lower register	Cursor address lower register
1	0	1	Cursor address upper register	Cursor address upper register
1	1	0	Light pen address lower register	Display pointer address lower reg.
1	1	1	Light pen address upper register	Display pointer address upper reg.

### NOTE:

1. There are 11 initialization registers which are accessed sequentially via a single address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split screen register) is accessed. The pointer then continues to point to the split screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the 'load IR address pointer' command.

NAPC/ SIGNETICS

**SCN2672T** T-52-33-49 -

### PIN DESCRIPTION

	PIN	NO.	TYPE	NAME AND FUNCTION
MNEMONIC	DIP	PLCC	1176	
A0 – A2	37 – 39	41 – 43	1	Address Lines: Used to select PVTC internal registers for read/write operations and for commands.
D0 D7	8 15	9-11, 13-17	1/0	8-Bit Bidirectional 3-State Data Bus: Bit 0 is the LSB and Bit 7 is the MSB. All data, command, and status transfers between the CPU and the PVTC take place over this bus. The direction of the transfer is controlled by the RD and WR inputs when the CE input is Low. When the CE input is High, the data bus is in the 3-State condition.
RD	1	2	 	Read Strobe: Active-Low input. A Low on this pin, while $\overline{CE}$ is Low, causes the contents of the register selected by A0 – A2 to be placed on the data bus. The read cycle begins on the leading (falling) edge of $\overline{RD}$ .
WR	3	4	<b>!</b>	Write Strobe: Active-Low input. A Low on this pin, while $\overline{CE}$ is also Low, causes the contents of the data bus to be transferred to the register selected by A0 – A2. The transfer occurs on the trailing (rising) edge of $\overline{WR}$ .
CE	2	3	1	Chip Enable: Active-Low input. When Low, data transfers between the CPU and the PVTC are enabled on D0 – D7 as controlled by the $\overline{WR}$ , $\overline{RD}$ , and A0 – A2 inputs. When $\overline{CE}$ is High, the PVTC is effectively isolated from the data bus and D0 – D7 are placed in the 3-State condition.
CCLK	16	18	1	Character Clock: Timing signal derived from the video dot clock which is used to synchronize the PVTC's timing functions.
HSYNC	19	21	0	Horizontal Sync: Active-High output which provides video horizontal sync pulses. The timing parameters are programmable.
VSYNC/CSYNC	18	20	0	Vertical Sync/Composite Sync: A control bit selects either vertical or composite sync pulses on this Active-High output. When CSYNC is selected, equalization pulses are included. The timing parameters are programmable.
BLANK	17	19	0	Blank: This Active-High output defines the horizontal and vertical borders of the display. Display control signals which are output on DADD3 through DADD13 are valid on the trailing edge of BLANK.
CURSOR	7	8	0	Cursor Gate: This Active-High output becomes active for a specified number of scan lines when the address contained in the cursor registers match the address output on DADD0 through DADD13. The first and last lines of the cursor and a blink option are programmable.
INTR	35	39	0	Interrupt Request: Open drain output which supplies an Active-Low interrupt request from any of five maskable sources. This pin is inactive after power-on reset or a master reset command.
LPS	36	40	1	Light Pen Strobe: Positive edge-triggered input indicating a light pen hit. Causes the current value of the display address to be strobed into the light pen register.
CTRL1	4	5	1/0	Handshake Control 1: In independent mode, provides an Active-Low write data buffer (WDB) output which strobes data from the interface latch into the display memory. In transparent and shared modes, this is an Active-Low processor bus request (PBREQ) input which indicates that the CPU desires to access the display memory. This pin must be tied High when operating in row buffer mode.
CTRL2	5	6	0	Handshake Control 2: In independent mode, provides an Active-Low read data buffer (RDB) output which strobes data from the display memory into the interface latch. In transparent and shared modes, this is an Active-Low bus external enable (BEXT) output which indicates that the PVTC has relinquished control of the display memory (DADDO – DADD13 are in the 3-State condition) in response to a CPU bus request. BEXT also goes Low in response to a 'display off and float DADD' command. In row buffer mode, it is an Active-Low bus request (BREQ) output which halts the CPU during a line DMA.
CTRL3	6	7	O	Handshake Control 3: In independent mode, provides the Active-Low buffer chip enable (BCE) signal to the display memory. In transparent and shared modes provides an Active-Low bus acknowledge (BACK) output which serves as a ready signal to the CPU in response to a processor bus request. In row buffer mode, this is an active- High memory bus control.

NAPC/ SIGNETICS

**SCN2672T** 

T-52-33-49

### PIN DESCRIPTION (Continued)

	PIN NO.			NAME AND FUNCTION
MNEMONIC	DIP	PLCC	TYPE	NAME AND FUNCTION
				(MBC) output which configures the system for the DMA transfer of one roof character codes from system memory to the row display buffer.
DADD0 – DADD13	34 – 21	38 – 35 33 – 24	0	Display Address: Used by the PVTC to address up to 16k of display memory. These outputs are floated at various times depending on the buffer mode. Various control signals are multiplexed on DADD3 the DADD13 and are valid at the trailing edge of BLANK. These control signal are:
				DADD3/LI Line Interlace: Replaces DADD4/LA0 as the least significant line address for the interlaced sync and video applications. A Low indicates an every row of an even field or an odd row of an odd field.
				DADD4 - DADD7/LA0 - LA3 Line Address: Provides the number of the current scan line within each character row.
				DADD8/LNZ Line Zero: Asserted before the first scan line in each character row
				DADD9/LPL Light Pen Line: Asserted before the scan line which matches t programmed light pen line position (line 3, 5, 7, or 9).
				DADD 10/UL Underline: Asserted before the scan line which matches the programm underline position (lines 0 thru 15).
	}	i i		DADD11/BLINK Blink frequency: Provides an output divided down from the vertical sy rate.
				DADD12/ODD Odd Field: Active-High signal which is asserted before each scan line the odd field when interlace is specified.
				DADD13/LL Last Line: Asserted before the last scan line of each character ro
V <sub>CC</sub>	40	44	l	Power Supply: +5V ±10% power input.
GND	20	22		Ground: Signal and power ground input.

### **Operation Control**

The operation control section decodes configuration and operation commands from the CPU and generates appropriate signals to other internal sections to control the overall device operation. It contains the timing and display registers which configure the display format and operating mode, the interrupt logic, and the status register which provides operational feedback to the CPU.

The timing section contains the counters and decoding logic necessary to generate the monitor timing outputs and to control the display format. These timing parameters are selected by programming of the initialization registers.

### **Display Control**

The display control section generates linear addressing for up to 16k bytes of display memory. Internal comparators limit the portion of the memory which is displayed to programmed values. Additional functions performed in this section include cursor position-

ing, storage of light pen 'hit' location, and address comparisons required for generation of timing signals and the split screen interrupt.

### **Buffer Control**

The buffer control section generates three signals which control the transfer of data between the CPU and the display buffer memory. Four system configurations requiring four different 'handshaking' schemes are supported. These are described below.

### SYSTEM CONFIGURATIONS

Figure 1 illustrates the block diagram of a typical display terminal using the Signetics CRT terminal devices. In this system, the CPU examines inputs from the data communications line and the keyboard and places the data to be displayed in the display buffer memory. This buffer is typically a RAM which holds the data for a single or multiple screenload (page) or for a single character row.

The PVTC supports four common system configurations of display buffer memory: the


independent, transparent, shared, and row buffer modes. The first three modes utilize a single or multiple page RAM and differ primarily in the means used to transfer display data between the RAM and the CPU. The row buffer mode makes use of a single row buffer (which can be a shift register or a small RAM) that is updated in real-time to contain the appropriate display data.

The user programs bits 0 and 1 of IRO to select the mode best suited for the system environment. The CNTRL1-3 outputs perform different functions for each mode and are named accordingly in the description of each mode.

### Independent Mode

The CPU to RAM interface configuration for this mode is illustrated in Figure 2. Transfer of data between the CPU and display memory is accomplished via a bidirectional latched port and is controlled by the signals read data buffer (RDB), write data buffer (WDB), and buffer chip enable (BCE). This mode provides a non-contention type of operation that does

**SCN2672T** 




not require address multiplexers. The CPU does not address the memory directly—the read or write operation is performed at the address contained in the cursor address register or the pointer address register as specified by the CPU. The PVTC enacts the data transfers during blanking intervals in order to prevent visual disturbances of the displayed data.

For a data buffer write command, the WDB signal will go active on the rising edge of character clock (CCLK) and will remain so until the next CCLK rising edge. BCE is always in the active state except before and after a WDB command. When a write has been executed, BCE becomes inactive on the falling edge of CCLK. When the write occurs (WDB active) on the next rising edge, BCE also becomes active. BCE and WDB both become inactive on the rising edge of CCLK. BCE will then return to the active state on the next falling edge if there is no other write command to be executed.

The CPU manages the data transfers by supplying commands to the PVTC. The commands used are:

- Read/Write at pointer address.
- Read/Write at cursor address (with optional increment of address).




 Write from cursor address to pointer address.

The operational sequence for a write operation is:

 CPU checks RDFLG status bit to assure that any previous operation has been completed.

**SCN2672T** 

### NAPC/ SIGNETICS 7-52-33-49



- 2. CPU loads data to be written to display memory into the interface latch,
- CPU writes address into cursor or pointer
- CPU issues 'write at cursor with/without increment' or 'write at pointer' command.
- 5. PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from the interface latch into the memory.
- 6. PVTC sets RDFLG status to indicate that the write is completed.

Similarly, a read operation proceeds as follows:

- 1. Steps 1 and 3 as above.
- CPU issues 'read at cursor with/without increment' or 'read at pointer' command.
- 3. PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from memory to the interface latch and PVTC sets RDFLG status to indicate that the read is completed.
- CPU checks RDFLG status to see if operation is completed.
- CPU reads data from interface latch.

Loading the same data into a block of display memory is accomplished via the 'write from cursor to pointer' command:

- 1. CPU checks RDFLG status bit to assure that any previous operation has been completed.
- CPU loads data to be written to display memory into the interface latch.
- CPU writes beginning address of memory block into cursor address register and ending address of block into pointer address register.
- 4. CPU issues 'write from cursor to pointer' command.
- PVTC generates control signals and outputs block addresses to copy data from the interface latch into the specified block of memory.
- PVTC sets RDFLG status to indicate that the block write is completed.

Similar sequences can be implemented on an interrupt driven basis using the READY interrupt output to advise the CPU that a previously requested command has been completed.

Two timing sequences are possible for the 'read/write at cursor/pointer' commands, If the command is given during the active display window (defined as first scan line of the first character row to the last scan line of the last character row), the operation takes place during the next horizontal blanking interval, as illustrated in Figure 3. If the command is given during the vertical blanking interval, or while the display has been commanded blanked, the operation takes place immediately. In the latter case, the execution time for the command is approximately one microsecond plus six (6) character clocks (see Figure 4).

Timing for the 'write from cursor to pointer' operation is shown in Figure 5. The BLANK output is asserted automatically and remains asserted until the horizontal retrace interval following completion of the command. The memory is filled at a rate of one location per two character times, plus a small amount of overhead.

### Shared And Transparent Buffer Modes.

in these modes the display buffer RAM is a part of the CPU memory domain and is addressed directly by the CPU. Both modes use the same hardware configuration with the CPU accessing the display buffer via 3-State drivers (see Figure 6). The processor bus request (PBREQ) control signal informs the PVTC that the CPU is requesting access to the display buffer. In response to this request. the PVTC raises bus acknowledge (BACK) until its bus external (BEXT) output has freed the display address and data busses for CPU access. BACK, which can be used as a 'hold' input to the CPU, is then lowered to indicate that the CPU can access the buffer.

In transparent mode, the PVTC delays the granting of the buffer to the CPU until a vertical or horizontal blanking interval, there-


NAPC/ SIGNETICS


**SCN2672T** 

T-52-33-49

by causing minimum disturbance of the display. In shared mode, the PVTC will blank the display and grant immediate access to the .

CPU. Timing for these modes is illustrated in Figures 7, 8, and 9.







**SCN2672T** 

) .


T-52-33-49 -






**SCN2672T** 

T-52-33-49





**SCN2672T** 

T-52-33-49


### Row Buffer Mode

Figures 10 and 11 show the timing and a typical hardware implementation for the row buffer mode. During the first scan line (line 0) of each character row, the PVTC halts the CPU and DMAs the next row of character data from the system memory to the row buffer memory. The PVTC then releases the CPU and displays the row buffer data for the programmed number of scan lines. The bus request control (BREQ) signal informs the CPU that character addresses and the memory bus control (MBC) signal will start at the next falling edge of BLANK. The CPU must release the address and data buses before this time to prevent bus contention. After the row of character data is transferred to the row buffer RAM, BREQ returns High to grant memory control back to the CPU.

### **OPERATION**

After power is applied, the PVTC will be in an inactive state. Two consecutive 'master reset' commands are necessary to release this circuitry and ready the PVTC for operation. Two register groups exist within the PVTC: the initialization registers and the display control registers. The initialization registers select the system configuration, monitor timing, cursor shape, display memory domain, and screen format. These are loaded first and normally require no modification except for certain special visual effects. The display control registers specify the memory address of the base character (upper left corner of screen), the cursor position, and the pointer address for independent memory access mode. These usually require modification during operation.


After initial loading of the two register groups, the PVTC is ready to control the monitor



screen. Prior to executing the PVTC commands which turn on the display and cursor, the user should load the display memory with the first data to be displayed. During operation, the PVTC will sequentially address the display memory within the limits programmed into its registers. The memory outputs character codes to the system character and graphics generation logic, where they are converted to the serial video stream necessary to display the data on the CRT. The user effects changes to the display by modifying the contents of the display memory, the PVTC display control and command registers, and the initialization registers, if required. Interrupts and status conditions generated by the PVTC supply the 'handshaking' information necessary for the CPU to effect the display changes in the proper time frame.

### **Initialization Registers**

There are 11 initialization registers (IR0 - IR10) which are accessed sequentially via a single address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split screen register) is accessed. The pointer then continues to point to the split screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the 'load IR address pointer' command. These registers are write only and are used to specify parameters such as the system configuration, display format, cursor shape, and monitor timing. Register formats are shown in Table 2.



IRO

IR1

IR2

IR3

IR4

## Programmable Video Timing Controller (PVTC)

**SCN2672T** 

T-52-33-49—

Table 2. Initialization Register Bit Formats

NAPC/ SIGNETICS

BIT 0 BIT 4 BIT 3 BIT 2 BIT 1 BIT 7 BIT 6 BIT 5 SCAN LINES PER CHARACTER ROW **BUFFER MODE** SYNC **SELECT SELECT** INTERLACED **NON-INTERLACED** 0 = VSYNC 00 = INDEPENDENT 0000 = UNDEFINED 0000 = 1 LINE 1 = CSYNC 01 = TRANSPARENT 0001 = 5 LINES 0001 = 2 LINES 0010 = 7 LINES 10 = SHARED 0010 = 3 LINES NOT 11 = ROW USED 1110 = 31 LINES 1110 = 15 LINES 1111 = 16 LINES 1111 = UNDEFINED

BIT 0 BIT 1 BIT 2 BIT 3 BIT 7 BIT 6 BIT 5 BIT 4 **EQUALIZING CONSTANT** INTERLACE ENABLE 00000000 = 1 CCLK CALCULATED FROM: 00000001 = 2 CCLK  $EC = 0.5(H_{ACT} + H_{FP} + H_{SYNC} + H_{BP}) - 2(H_{SYNC})$ 0 = NON-INT 1= INTER. 11111110 = 127 CCLK 11111111 = 128 CCLK

BIT 3 BIT 2 BIT 1 BIT 0 BIT 5 BIT 4 BIT 6 BIT 7 HORIZONTAL BACK PORCH HORIZONTAL SYNC WIDTH 000 = 1 CCLK 0000 = 2 CCLK 0001 = 4 CCLK 001 = 5 CCLK NOT USED 110 = 25 CCLK 1110 = 30 CCLK 1111 = 32 CCLK 111 = 29 CCLK

BIT 0 BIT 4 BIT 3 BIT 2 BIT 1 BIT 5 BIT 7 BIT 6 VERTICAL FRONT PORCH VERTICAL BACK PORCH 00000 = 4 SCAN LINES 000 = 4 SCAN LINES 00001 = 6 SCAN LINES 001 = 8 SCAN LINES 11110 = 64 SCAN LINES 110 = 28 SCAN LINES 11111 = 66 SCAN LINES 111 = 32 SCAN LINES

BIT 2 BIT 0 BIT 1 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 **ACTIVE CHARACTER ROWS PER SCREEN** (NOTE 1) CHARACTER **BLINK** 00000000 = 1 ROW RATE 00000001 = 2 ROWS 0 = 1/16**VSYNC** 11111110 = 127 ROWS 1 = 1/3211111111 = 128 ROWS **VSYNC** 

In interlace mode with odd total character rows per screen the last character row will be the programmed scan lines per character row minus one.

**SCN2672T** 

BIT 0

T-52-33-49 -

BIT 1

Table 2. Initialization Register Bit Formats (Continued) BIT 7 BIT 6

**ACTIVE CHARACTERS PER ROW** 

00000010 = 3 CHARACTERS

BIT 3

BIT 2

00000011 = 4 CHARACTERS

BIT 4

11111110 = 255 CHARACTERS 11111111 = 256 CHARACTERS

IR5

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	FIRST LINE	OF CURSOR			LAST LINE	OF CURSOR	
	0000 = SC 0001 = SC	AN LINE Q AN LINE 1				AN LINE 0 AN LINE 1	•
	•	•				•.	
	•	•				•	
	1110 = SCA	N LINE 14			1110 = SC/	AN LINE 14	
	1111 = SC/	N LINE 15			1111 = SC/	AN LINE 15	

IR6

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
UIGHT PEN LINE  00 = SCAN LINE 3		CURSOR	DOUBLE		UNDERLIN	E POSITION	
		BLINK	BLINK HEIGHT CHAR.		0000 = SC/ 0001 = SC/		
10 = SCA		7 0= NO 0= NO	1 ' ''-			•	
11 = SCA			1=YES			AN LINE 14 AN LINE 15	

IR7

	· · · · · · · · · · · · · · · · · · ·	<u> </u>	<u> </u>				
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		DISPL	AY BUFFER FI	RST ADDRESS	LSB'S		
		H'000' = 0	)				*
	•	H'001' = 1	l				

IR8

H'000' = 0	
H'001' = 1	
•	NOTE: MSB'S ARE IN
•	IR9(3:0)
H'FFE' = 4,094	• •
H'FFF' = 4,095	

BIT 7

BIT 6

BIT 5

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DI	SPLAY BUFFER	LAST ADDRE	SS	DISPL	AY BUFFER FIF	RST ADDRESS	MSB'S
	0000 = 0001 =	= 1,023 = 2,047			····		
	•	•		SEE IR8			
		• 15,359 16,383					

IR9

 BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
CURSOR	SPLIT SCREEN INTERRUPT ROW								
 BLINK RATE			0000000	O = ROW 0					
117.15	00000001 = ROW 1								

**IR10** 

CURSOR	SPLIT SCREEN INTERRUPT ROW	
BLINK RATE	00000000 = ROW 0 00000001 = ROW 1	
0 = 1/16 VSYNC 1 = 1/32 VSYNC	11111110 = ROW 126 11111111 = ROW 127	

**SCN2672T** 

T-52-33-49

## IR0[6:3] — Scan Lines Per Character Row

Both interlaced and non-interlaced scanning are supported by the PVTC. For interlaced mode, two different formats can be implemented, depending on the interconnection between the PVTC and the character generator (see IR1[7]). This field defines the number of scan lines used to compose a character row for each technique. As scanning occurs, the scan line count is output on the LA0 – LA3 and LI pins.

### IR0[2] - VS/CS Enable

This bit selects either vertical sync pulses or composite sync pulses on the VSYNC/CSYNC output (Pin 18). The composite sync waveform conforms to EIA RS170 standards, with the vertical interval composed of six equalizing pulses, six vertical sync pulses, and six more equalizing pulses.

#### IR0[1:0] - Buffer Mode Select

Four buffer memory modes may be selectively enabled to accommodate the desired system configuration. See System Configurations.

### IR1[7] - Interface Enable

Specifies interlaced or noninterlaced timing operation. Two modes of interlaced operation are available, depending on whether LA0 – LA3 or LI, LA0 – LA2 are used as the line address for the character generator. The resulting displays are shown in Figure 12.

For 'interlaced sync' operation, the same information is displayed in both odd and even fields, resulting in enhanced readability. The PVTC outputs successive line numbers in ascending order on the LA0 – LA3 lines, one per scan line for each field.

The 'interlaced sync and video' format doubles the character density on the screen. The PVTC outputs successive line numbers in ascending order on the LI, LAO - LA2 lines, one per scan line for each field, but alternates beginning the count with even and odd line numbers. In the interlaced sync and video mode, the number of scan lines per character row is always odd. Assume that the first character row is row 0 (even). When in the odd field, the scan line numbers being displayed are even for even character rows and odd for odd character rows. When in the even field, the scan line numbers being displayed are odd for even character rows and even for odd character rows (see Figure 12c). This provides balanced beam currents in the odd

and even fields, thus minimizing character variations due to different loading of the CRT anode supply between fields.

### IR1[6:0] - Equalizing Constant

This field indirectly defines the horizontal front porch and is used internally to generate the equalizing pulses for the RS170 compatible CSYNC. The value for this field is the total number of character clocks (CCLK) during a horizontal line period divided by two, minus two times the number of character clocks in the horizontal sync pulse:

 $EC = \frac{H_{ACT} + H_{FP} + H_{SYNC} + H_{BP}}{2} - 2(H_{SYNC})$ 

The definition of the individual parameters is illustrated in Figure 13. The minimum value of H<sub>FP</sub> is two character clocks.

Note that when using the VAC, the blank pulse is delayed three CCLKs relative to the HSYNC pulse. Because of this delay, the actual HFP and HBP values will be different from the values programmed into the PVTC. The actual HFP will be decreased by 3 character clocks. The actual HBP will be increased by 3 character clocks.

IR2[6:3] — Horizontal Sync Pulse Width This field specifies the width of the HSYNC pulse in CCLK periods.

### IR2[2:0] - Horizontal Back Porch

This field defines the number of CCLKs between the trailing edge of HSYNC and the trailing edge of BLANK.

### IR3[7:5] - Vertical Front Porch

Programs the number of scan line periods between the rising edges of BLANK and VSYNC during a vertical retrace interval. The width of the VSYNC pulse is fixed at three scan lines.

### IR3[4:0] - Vertical Back Porch

This field determines the number of scan line periods between the falling edges of the VSYNC and BLANK outputs.

### IR4[7] - Character Blink Rate

Specifies the frequency for the character blink attribute timing. The blink rate can be specified as 1/16 or 1/32 of the vertical field rate. The timing signal has a duty cycle of 75% and is multiplexed onto the DADD11/BLINK output at the falling edge of each BLANK.

### IR4[6:0] — Character Rows Per Screen

This field defines the number of character rows to be displayed. This value multiplied by

the scan lines per character row, plus the vertical front and back porch values, and the vertical sync pulse width (three scan lines) is the vertical scan period in scan lines.

### IR5[7:0] - Active Characters Per Row

This field determines the number of characters to be displayed on each row of the CRT screen. The sum of this value, the horizontal front porch, the horizontal sync width, and the horizontal back porch is the horizontal scan period in CCLKs.

## IR6[7:4], IR6[3:0] — First and Last Scan Line of Cursor

These two fields specify the height and position of the cursor on the character block. The 'first' line is the topmost line when scanning from the top to the bottom of the screen. The value of the first line of cursor must be less than the last line of cursor value.

#### IR7[7:6] - Light Pen Line Position

This field defines which of four scan lines of the character row will be used for the light pen strike-through attribute by the VAC. The timing signal is multiplexed onto the DADD9/ LPL output during the falling edge of BLANK.

#### IR7[5] - Cursor Blink Enable

This bit controls whether or not the cursor output pin will be blinked at the selected rate (IR10[7]). The blink duty cycle for the cursor is 50%.

## IR7[4] — Double Height Character Row Enable

If enabled, the scan line count will be repeated twice in succession, causing the height of the character row to double. This bit can be changed at any time but will only become effective at the beginning of the character row following the time it is changed. This allows selected character rows to be of double height. The split screen interrupt can be used to notify the CPU when to effectuate changes to this bit. For each double height row which replaces a normal row, one row count should be subtracted from the 'character rows per screen' field (IR4) to maintain the same total number of scan lines per field.

### IR7[3:0] — Underline Position

This field defines which scan line of the character row will be used for the underline attribute by the VAC. The timing signal is multiplexed onto the DADD10/UL output during the falling edge of BLANK.

### **SCN2672T**

T-52-33.49




Figure 12. Interlaced Display Modes

INTERLACED SYNC

IRO = 0111; TOTAL LINES/ROW = 17

(b)

IR9[3:0], IR8[7:0] — Display Buffer First Address

NONINTERLACED

IRO = 1000; TOTAL LINES/ROW = 9

(a)

### IR9[7:4] — Display Buffer Last Address

These two fields define the area within the buffer memory where the display data will reside. When the data at the 'display buffer last address' is displayed, the PVTC will wraparound and obtain the data to be displayed at the next screen position from the 'display buffer first address'. If 'last address' is the end of a character row and a new screen start address has been loaded into the screen start register, or if 'last address' is the last character position of the screen, the

next data is obtained from the address contained in the screen start register.

Note that there is no restriction in displaying data from other areas of the addressable memory. Normally, the area between these two bounds is used for data which can be overwritten (e.g., as a result of scrolling), while data that is not to be overwritten would be contained outside these bounds and accessed by means of the split screen interrupt feature of the PVTC.

### IR10[7] - Cursor Blink Rate

The cursor blink rate can be specified at 1/16 or 1/32 of the vertical scan frequency. Blink is effective only if blink is enabled by IR7[5].

### IR10[6:0] - Split Screen Interrupt

....

INTERLACED SYNC & VIDEO

IRO = 0011; TOTAL LINES/ROW = 9

(c)

DF00120S

7-00000

4-000


The split screen interrupt can be used to provide special screen effects such as a row of double height characters or to change the normal addressing sequence of the display memory. The contents of this field are compared, in real-time, to the current character row number. Upon a match, the PVTC sets the split screen status bit, and issues an interrupt request if so programmed. The status change/interrupt request is made at the beginning of scan line zero of the split screen character row.

NAPC/ SIGNETICS

### Programmable Video Timing Controller (PVTC)

**SCN2672T** 

T-52-33-49



### **Timing Considerations**

Normally, the contents of the initialization registers are not changed during operation. However, this may be necessary to implement special display features such as multiple cursors, smooth scrolling, horizontal scrolling, and double height character rows. Table 3 describes timing details for these registers which should be considered when implementing these features.

### **Display Control Registers**

There are nine registers in this group, each with an individual address. Their formats are illustrated in Table 4. The command register is used to invoke one of 16 possible PVTC commands as described in the COMMANDS section of this data sheet. The remaining registers in the group store address values which specify the cursor and buffer pointer locations, the location of the first character to be displayed on the screen, and the location of a light pen 'hit'. With the exception of the light pen register, the user initializes these registers after powering on the system and changes their values to control the data which is displayed.

### Screen Start Registers

The screen start registers contain the address of the first character of the first row (upper left corner of the active display). At the beginning of the first scan line of the first row,

Table 3. Timing Considerations

PARAMETER	TIMING CONSIDERATIONS
First line of cursor Last line of cursor Light pen line Underline	These parameters must be established at a minimum of two character times prior to their occurrence.
Double height characters	Set/reset during the character row prior to the affected row.
Cursor blink Cursor blink rate Character blank rate	New values become effective within one field after values are changed
Split screen interrupt row	Change anytime prior to line zero of desired row
Character rows per screen	Change only during vertical blanking period
Vertical front porch	Change prior to first line of V <sub>FP</sub>
Vertical back porch	Change prior to fourth line after V <sub>SYNC</sub>
Screen start register	Change prior to the horizontal blanking interval of the last line of character row prior to the affected row.

this address is transferred to the row start register (RSR) and into the memory address counter (MAC). The counter is then advanced sequentially at the character rate the number of times programmed into the active characters per row register (IR5), thus reaching the address of the last character of the row plus

one. At the beginning of each subsequent scan line of the first row, the MAC is reloaded from the RSR and the above sequence is repeated. At the end of the last scan line of the first row, the contents of the MAC are loaded into the RSR to serve as the starting memory address for the second character

**SCN2672T** 

T-52-33-49

row. This process is repeated for the programmed number of rows per screen. Thus, the data in the display memory is displayed sequentially starting from the address contained in the screen start register. After the ensuing vertical retrace interval the contents of the screen registers are reloaded into the RSR and MAC and the process is repeated.

The sequential operation described above will be modified upon the occurrence of either of two events. First, if during the incrementing of the memory address counter the 'display buffer last address' (IR9[7:4]) is reached, the MAC will be loaded from the 'display buffer first address' register (IR9[3:0], IR8[7:0]), at the next character clock. Sequential operation will then resume starting from this address. This wraparound operation allows portions of the display buffer to be used for purposes other than storage of displayable data and is completely automatic without any CPU intervention (see Figure 14a).

Second, the sequential row to row addressing can also be modified under CPU control. If the contents of the screen start register (upper, lower, or both) are changed during any character row (say row 'n'), the starting address of the next character row (row 'n + 1') will be the new value of the screen start register and addressing will continue sequentially from there. This allows features such as split screen operation, partial scroll, or status line display to be implemented. The split screen interrupt feature of the PVTC is useful in controlling this type of operation. Note that in order to obtain the correct screen display, the screen start register must be reloaded with the original value prior to the end of the vertical retrace. See Figure 14b.

### Refresh Addressing

During vertical blanking the address counter operation is modified by stopping the automatic load of the contents of the RSR into the

counter, thereby allowing the address outputs to free-run. This allows dynamic memory refresh to occur during the vertical retrace interval. The refresh addressing starts at the last address displayed on the screen and increments by one for each character clock during the retrace interval. If the display buffer last address is encountered, wraparound will occur and refreshing will continue from the display buffer first address.

### **Cursor Address Registers**

The contents of these registers define the buffer memory address of the cursor. If enabled, the cursor output will be asserted when the memory address counter (MAC) matches the value of the cursor address registers. The cursor address registers may be read or written by the CPU or incremented via the 'increment cursor address' command. In independent buffer mode, these registers define a buffer memory address for PVTC controlled access in response to 'read/write at cursor with/without increment' commands, or the first address to be used in executing the 'write from cursor to pointer' command.

### Display Pointer Address Registers

These registers define a buffer memory address for PVTC controlled accesses in response to 'read/write at pointer' commands. They also define the last buffer memory address to be written for the 'write from cursor to pointer' command.

### Light Pen Address Registers

If the light pen input is enabled, these registers are used to store the current character address upon receipt of a light pen strobe input. Several sources of delay between the display of a character upon the screen and the receipt of a light pen hit can be expected to exist in a system environment. These delays include address pipelining in the character generation circuits, delays in the light

detection circuitry itself. These delays cause the value stored in the light pen register to differ from the actual address of the character at which the light pen hit actually was detected. Software must be used to correct this condition.

### Interrupt/Status Registers

The interrupt and status registers provide information to the CPU to allow it to interact with the PVTC to effect desired changes to implement various display operations. The interrupt register provides information on five possible interrupting conditions, as shown in Table 5. These conditions may be selectively enabled or disabled (masked) from causing interrupts by certain PVTC commands. An interrupt condition which is enabled (mask bit equal to one) will cause the INTR output to be asserted and will cause the corresponding bit in the interrupt register to be set-upon occurrence of the interrupting condition. An interrupt condition which is disabled (mask bit equal to zero) has no effect on either the INTR output or the interrupt register.


The status register provides six bits of status information: the five possible interrupting conditions plus the RDFLG bit. For this register, however, the contents are not affected by the state of the mask bits.

Descriptions of each interrupt/status register bit follow. Unless otherwise indicated, a bit, once set, will remain set until reset by the CPU by issuing a 'reset interrupt/status bits' command. The bits are also reset by a 'master reset' command and upon power-up.

#### SR[5] - RDFLG

This bit is present in the status register only. A zero indicates that the PVTC is currently executing the previously issued command. A one indicates that the PVTC is ready to accept a new command. This bit is set to a one upon a master reset.

Table 4. Display Control Register Formats



Signetics Microprocessor Products

# Programmable Video Timing Controller (PVTC)

### **SCN2672T**

### Table 5. Interrupt and Status Register Format

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		RDFLG	VBLANK	LINE ZERO	SPLIT SCREEN	READY	LIGHT PEN
	Not used always read as 0		0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = Busy 1 = Ready	0 = No 1 = Yes

Status register only. Always 0 when reading interrupt register.

#### I/SR[4] - VBLANK

Indicates the beginning of a vertical blanking interval. Is set to a one at the beginning of the first scan line of the vertical front porch.

### I/SR[3] - Line Zero

Is set to a one at the beginning of the first scan line (line 0) of each active character row.

### I/SR[2] - Split Screen

This bit is set when a match occurs between the current character row number and the value contained in the split screen interrupts register, IR10[6:0]. The equality condition is only checked at the beginning of line zero of each character row. This bit is reset when either of the screen start registers is loaded by the CPU.

### I/SR[1] - Ready

Certain PVTC commands affect the display and may require the PVTC to wait for a blanking interval before enacting the command. This bit is set to one when execution of the command has been completed. No command should be invoked until the prior command is completed. This bit is set to a zero upon a master reset.

### I/SR[0] - Light Pen


A one indicates that a light pen hit has occurred and that the contents of the light pen register have been updated. This bit will be reset when either of the light pen registers is read.

#### COMMANDS

The PVTC commands are divided into two classes: the instantaneous commands, which are executed immediately after they are invoked, and the delayed commands which may need to wait for a blanking interval prior to their execution. Command formats are shown in Table 6. The commands are asserted by performing a write operation to the command register with the appropriate bit pattern as the data byte.

### Instantaneous Commands

The instantaneous commands are executed immediately after the trailing edge of the WR pulse during which the command is issued. These commands do not affect the state of the RDFLG or READY interrupt/status bits.



However, a command should not be invoked if the RDFLG bit is Low.

### **Master Reset**

This command initializes the PVTC and may be invoked at any time to return the PVTC to its initial state. Upon power-up, two successive master reset commands must be applied

to release the PVTC's internal power on circuits. In transparent and shared buffer modes, the CNTRL1 input must be High when the command is issued. The command causes the following:

VSYNC and HSYNC are driven Low for the duration of RESET and BLANK goes

## Signetics Microprocessor Products

## Programmable Video Timing Controller (PVTC)

**SCN2672T** 

*T-52-33-*49

High, BLANK remains High until a 'display on' command is received.

- The interrupt and status bits and masks are set to zero, except for the RDFLG flag which is set to a one.
- The transparent mode, cursor off, display off, and light pen disable states are set.
- 4. The initialization register pointer is set to address IRO.

### Load IR Address

This command is used to preset the initialization register pointer with the value 'V' defined by D3 - D0. Allowable values are 0 to 10.

### **Enable Light Pen**

After invoking this command, receipt of a light pen strobe input will cause the light pen register to be loaded with the current buffer memory address and the corresponding interrupt and status flag to be set. Once loaded, further loads are inhibited until either one of the light pen registers are read or a reset function is performed.

### Disable Light Pen

Light pen hits will not be recognized.

#### Display Off

Asserts the BLANK output. The DADD0 through DADD13 display address bus outputs may be optionally placed in the 3-State condition by setting Bit 2 to a '1' when invoking the command.

#### Display On

Restores normal blanking operation either at the beginning of the next field (Bit 2 = 1) or at the beginning of the next scan line (Bit 2 = 0). Also returns the DADD0-DADD13 drivers to their active state.

### **Cursor Off**

Disables cursor operation. Cursor output is placed in the Low-state.

#### **Cursor On**

Enables normal cursor operation.

### Reset Interrupt/Status Bits

This command resets the designated bits in the interrupt and status registers. The bit positions correspond to the bit positions in the registers:

Bit 0 - Light pen

Bit 1 - Ready

Table 6, PVTC Command Formats

D7 D6 D5 D4 D3 D2 D1 D0	COMMAND
Instantaneous Commands:  0 0 0 0 0 0 0 0 0 0 0 0 1 V V V V 0 0 1 d d d 1 0 0 0 1 d 1 N d 0 0 0 1 d 1 N d 0 0 1 d 1 N d 1 0 0 1 d 1 N d 1 0 0 1 d d d 1 0 0 1 d d d 1 0 0 1 1 d d d 1 0 0 1 1 d d d 1 0 0 1 1 N N N N N 1 0 0 N N N N N 0 1 1 N N N N V L S R L B Z S D P	Master reset Load IR pointer with value V (V = 0 to 10) Disable light pen Enable light pen Display off. Float DADD bus if N = 1 Display on: Next field (N = 1) or scan line (N = 0) Cursor off Cursor on Reset interrupt/status: Bit reset where N = 1 Disable interrupt: Disable where N = 1 Enable interrupt: Enables interrupts and resets the corresponding interrupt/status bits where N = 1
Delayed Commands: Hex	
1 0 1 0 0 1 0 0 A4 1 0 1 0 0 0 1 0 0 A2 1 0 1 0 1 0 0 1 A9 1 0 1 0 1 1 0 0 AC 1 0 1 0 1 0 1 0 AA 1 0 1 0 1 1 0 1 AB 1 0 1 0 1 1 0 1 BB	Read at pointer address Write at pointer address Increment cursor address Read at cursor address Write at cursor address Read at cursor address Head at cursor address and increment address Write at cursor address and increment address Write from cursor address to pointer address

- 1. Any combination of these three commands is valid.
- 2. Any combination of these three commands is valid.
- 3. d = Don't care.

Bit 2 - Split screen

Bit 3 - Line zero

Bit 4 - Vertical blank

### Disable Interrupts

Sets the interrupt mask to zeros for the designated conditions, thus disabling these conditions from asserting the INTR output. Bit position correspondence is as above.

### **Enable Interrupts**

Resets the selected interrupt and status register bits and writes the associated interrupt mask bits to a one. This enables the corresponding conditions to assert the INTR output. Bit position correspondence is as above.

### **Delayed Commands**

This group of commands is utilized for the independent buffer mode of operation, although the 'increment cursor' command can also be used in other modes. With the exception of the 'write from cursor to pointer' and 'increment cursor' commands, all the commands of this type will be executed immediately or will be delayed depending on when the command is invoked. If invoked during the active screen time, the command is executed at the next horizontal blanking interval. If invoked during a vertical retrace interval or a 'display off' state, the command is executed immediately.

The 'increment cursor' and 'write from cursor to pointer' commands are executed immediately after they are issued. 'Increment cursor' requires approximately three CCLK periods for completion. 'Write from cursor to pointer' asserts the BLANK output during its execution. BLANK will not be released until the beginning of the horizontal blanking interval following the last write operation. This will allow more than one 'write from cursor to pointer' command to be executed during one frame and will blank the screen for the time required to execute the command.

In all cases, the PVTC will assert the READY/ RDFLG status to signify completion of the command. No other commands should be given until the current command is completed. Therefore, the READY interrupt or RDYFLG status flag should be used for handshaking control between the PVTC and CPU when using these commands.

### Read/Write at Pointer

Transfers data between the display buffer and the bus interface latch using the address contained in the pointer register.

**SCN2672T** 

T-52-33-49 -

### Read/Write at Cursor

Transfers data between the display buffer and the bus interface latch using the address contained in the cursor register.

### **Increment Cursor**

Adds one (modulo 16k) to the cursor address register.

### Read/Write at Cursor and Increment

Transfers data between the display buffer and the bus interface latch using the address contained in the cursor register and then adds one (modulo 16k) to the cursor address register.

### Write from Cursor to Pointer

Writes the data contained in the bus interface latch into the block of display memory designated by the cursor address and pointer address registers, inclusive. After completion of the command, the pointer address will be unchanged, but the cursor register contents will be equal to the pointer address.

### ABSOLUTE MAXIMUM RATINGS1

SYMBOL	PARAMETER	RATING	UNIT	
T <sub>A</sub>	Operating ambient temperature <sup>2</sup>	0 to +70		
T <sub>STG</sub>	Storage temperature range	-65 to +150		
	All voltages with respect to ground <sup>3</sup>	-0.5 to +6	V	

## DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to +70°C, $V_{CC} = +5.0V \pm 10\%^4$ , 5, 6

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			
			Min	Тур	Max	UNIT
V <sub>IL</sub> V <sub>IH</sub>	Input Low voltage Input High voltage		0.2		0.8 2.0	V
V <sub>OL</sub> V <sub>OH</sub>	Output Low voltage Output High voltage (except INTR output)	I <sub>OL</sub> = 2.4mA I <sub>OH</sub> = -400μA	2,4		0.4	V
IL LL	Input leakage current Data bus 3-State leakage current	V <sub>IN</sub> = 0 to V <sub>CC</sub> V <sub>O</sub> = 0 to V <sub>CC</sub>	-10 -10		10 10	μΑ
OD CC	INTR open drain output leakage current Power supply current	V <sub>O</sub> = 0 to V <sub>CC</sub>	-10		10 160	μΑ μΑ mA

- 1. Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those in the operation section of this specification is not implied.
- 2. For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature.
- 3. This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying voltages greater than the rated maxima.
- 4. Parameters are valid over specified temperature range.
- 5. All voltage measurements are referenced to ground (GND).
- 6. Typical values are at +25°C, typical processing parameters.
- 7. For testing, all input signals swing between 0.4V and 2.4V with a transition time of 5ns maximum. All time measurements are referenced at input voltages of 0.8V and 2V and output voltages of 0.8V and 2V as appropriate.
- 8. Test condition for outputs;  $C_L = 150 pF$ .
- 9. The timing that is referenced to the falling edge of CE, RD, or WR is measured to the edge that occured last. The timing that is referenced to the rising edge of CE, RD, or WR is measured to the edge that occured first.
- 10. This specification requires that the CE input be negated (High) between read and/or write cycles.
- 11. BCE, WDB and RDB delays track each other within 10ns. Also, these output delays will tend to follow direction (min/max) of DADD0-13 delays.
- 12. These values were measured with capacitance load of 150pF. To adjust the output delay, use the following correction factors: 50pF ≤ CL < 150pF is -0.15ns/pF, 100pF < CL ≤ 150pF is + 0.15ns/pF.

**SCN2672T** 


AC ELECTRICAL CHARACTERISTICS  $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = +5.0 \text{V} \pm 10\%^{4}$ , 5, 6, 7, 8


SYMBOL			LIMITS 5.0MHz		UNIT
	PARAMETER	TEST CONDITIONS			
		CONDITIONS	Min	Max	
Bus timing (	(Figure 15) <sup>9</sup>				
t <sub>AS</sub>	A0 - A2 setup time to WR, RD Low		0	İ	ns
t <sub>AH</sub>	A0 - A2 hold time from WR, RD High	İ	0		ns
tcs	CE setup time to WR, RD Low		0		ns
t <sub>CH</sub>	CE hold time from WR, RD High	•	0		ns
t <sub>RW</sub>	WR, RD pulse width		150		ns
t <sub>DD</sub>	Data valid after RD Low			150	ns
t <sub>DF</sub>	Data bus floating after RD High			80	ns
t <sub>DS</sub>	Data setup time to WR High		80	1	ns
t <sub>DH</sub>	Data hold time from WR High	1	5		กร
tcc	High time from CE to CE <sup>10</sup>	Į		1	
-00	Consecutive commands	Ī	500		กร
	Other accesses	ŀ	250		ns
CCLK timing	g (Figures 16 and 17)				
toon	CCLK period		200		ns
tCCP	CCLK High time	1	80		ns
tccH	CCLK Low time	Ì	70		ns
tccr	Output delay from CCLK edge		· I	1	
<b>4</b>	DADD0-13, MBC		20	100s	ns
tccp1	BLANK, HSYNC, VSYNC/CSYNC, CURSOR,	•	20	150	ns
t <sub>CCD2</sub>	BEXT, BREQ, BACK,				
	BCE, WDB, RDB <sup>11</sup>		i	ļ .	
Other timin	gs (Figures 17 and 18)	,	. I	<del></del>	
<del> </del>	READY/RDFLG Low from WR High <sup>9</sup>			t <sub>CCP</sub> + 30	ns
t <sub>RDL</sub>	BACK High from PBREQ Low			150	ns
t <sub>BAK</sub>	BEXT High from PBREQ High		1	175	ns
t <sub>BEXT</sub>	Light pen strobe setup time to CCLK Low		50		ns
t <sub>LPS</sub>	Light pen strobe setup time to CCLK Low  Light pen strobe width time from CCLK Low		30		ns
tLPW	INTR Low from CCLK Low		"	150	ns
t <sub>IRL</sub>	INTR High from WR, RD High <sup>9</sup>		İ	250	ns
t <sub>IRH</sub>	INTO DIGITION WAS NO TIIGH	<u>l</u>			

(See notes on page 19.)

**SCN2672T** 


T-52-33-49





**SCN2672T** 

T-52-33-49 -



**SCN2672T** 

T-52-33-49-

