onsemi

Customer Specific Device from onsemi

LDO Regulator, 400 mA, Fast, Very Low Dropout, CMOS, with Bias Rail

The SCY99376 is a 400 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (V_{BIAS}). The device provides accurate output voltage with ultra-fast dynamic response. Suitable for noise sensitive applications. In order to optimize performance for battery operated portable applications, the SCY99376 features low I_Q consumption. The WLCSP6 0.99 mm x 0.65 mm, 0.35P Chip Scale package is optimized for use in space constrained applications.

Features

- Input Voltage Range: V_{OUT} to 3.6 V
- Bias Voltage Range: 2.5 V to 3.6 V
- Fixed Voltage Version Available
- Output Voltage Range: 0.5 V to 1.8 V, Resolution 25 mV
- ±0.8% Accuracy over -5°C to 85°C Temp. Range
- Ultra-Low Dropout: 27 mV at 400 mA
- Very Low Bias Input Current of Typ. 85 μA
- Excellent Output Load Transient Performance
- Low Noise, 7.5 μ V_{RMS} Typ.
- Logic Level Enable Input for ON/OFF Control
- Normal and Slow Turn-On options Available
- Output Active Discharge Option Available
- Recommended Output Capacitance 2x 4 µF 0201 size
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematics



SCY99376




= Specific Device Code

= Month Code


ΧХ

Μ



ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.



*Active output discharge function is present only in SCY99376A and SCY99376C option devices.

Figure 2. Simplified Schematic Block Diagram – Fixed Version

PIN FUNCTION DESCRIPTION

Pin No. WLCSP6	Pin Name	Description
A1	OUT	Regulated Output Voltage pin
A2	IN	Input Voltage Supply pin
B1	SNS	Output voltage Sensing Input. Connect to Output on the PCB to output the voltage corresponding to the part version.
B2	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
C1	GND	Ground pin
C2	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	-0.3 to 3.6	V
Output Voltage	V _{OUT}	-0.3 to (V _{IN} +0.3) ≤ 3.6	V
Chip Enable, Bias and SNS Input	V _{EN} , V _{BIAS} , V _{SNS}	-0.3 to 3.6	V
Output Short Circuit Duration	t _{SC}	unlimited	S
Maximum Junction Temperature	TJ	150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Charged Device Model (Note 2)	ESD _{CDM}	1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

ESD Charged Device Model tested per JS - 002 - 2018

Latchup Current Maximum Rating tested per JEDEC standard: JESD78

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, WLCSP6 – Case 567ZT Thermal Resistance, Junction-to-Air (Note 3)	R _{øJA}	73	°C/W

3. This junction-to-ambient thermal resistance under natural convection was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high_K (2s2p) 80 mm x 80 mm multilayer board with 1-ounce internal planes and 2-ounce copper on top and bottom. Top copper layer has a dedicated 1.6 mm² copper area.

ESD Human Body Model tested per EIA/JESD22-A114

ELECTRICAL CHARACTERISTICS -40°C ≤ TJ ≤ 85°C; VBIAS = 2.7 V or (VOUT + 1.6 V), whichever is greater, VIN = VOUT(NOM) +
0.3 V, I_{OUT} = 1 mA, V_{EN} = 1 V, C_{IN} = 4.7 μ F, C_{OUT} = 2x 4 μ F, C_{BIAS} = 1 μ F, unless otherwise noted.
Typical values are at T ₁ = +25°C. Min/Max values are for -40°C \leq T ₁ \leq 85°C unless otherwise noted. (Note 4)

Parameter	Test Cond	itions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range			V _{IN}	V _{OUT} + V _{DO}		3.6	V
Operating Bias Voltage Range		V _{BIAS}	(V _{OUT} + 1.50) ≥ 2.5		3.6	V	
Undervoltage Lock-out	V _{BIAS} Rising Hysteresis		UVLO		2.1 0.1		V
Output Voltage Accuracy	$\begin{array}{l} -5^\circ C \leq T_J \leq 85^\circ C, \\ V_{OUT(NOM)} + 0.1 \ V \leq V_I \\ 1.0 \ V, 2.7 \ V \ or \ (V_{OUT(N)} \\ whichever \ is \ greater < V \\ 1 \ mA < I_{OUT} < 400 \ mA \end{array}$	_{OM)} + 1.6 V), ´	Vout	-0.8		+0.8	%
Output Voltage Accuracy	$\begin{array}{c} -40^\circ\text{C} \leq T_J \leq 85^\circ\text{C}, \\ V_{OUT(NOM)} + 0.1 \ V \leq V_I \\ 1.0 \ V, 2.7 \ V \ or \ (V_{OUT(N)} \\ \text{whichever is greater} < 1 \\ 1 \ \text{mA} < I_{OUT} < 400 \ \text{mA} \end{array}$	_{ОМ)} + 1.6 V), ́	Vout	-1.0		+1.0	%
V _{IN} Line Regulation	$V_{OUT(NOM)} + 0.1 V \le V_{I}$	_N ≤ 3.6 V	Line _{Reg}		0.01		%/V
V _{BIAS} Line Regulation	2.7 V or (V _{OUT(NOM)} + whichever is greater <	1.6 V), V _{BIAS} < 3.6 V	Line _{Reg}		0.01		%/V
Load Regulation	I _{OUT} = 1 mA to 400 mA		Load _{Reg}		2		mV
V _{IN} Dropout Voltage	I _{OUT} = 400 mA (Note 5))	V _{DO}		27	70	mV
V _{BIAS} Dropout Voltage	I _{OUT} = 400 mA, V _{IN} = V (Notes 5, 6)	V _{DO}		1.1	1.5	V	
Output Current Limit	V _{OUT} = 90% V _{OUT(NON}	l)	I _{CL}	530	660	800	mA
SNS Pin Operating Current	, , , , , , , , , , , , , , , , , , ,	,	I _{SNS}		0.1	0.5	μΑ
Bias Pin Quiescent Current	V _{BIAS} = 3.6 V, I _{OUT} = 0	mA	I _{BIASQ}		85	130	μΑ
Bias Pin Disable Current	V _{EN} ≤ 0.4 V		I _{BIAS(DIS)}		0.5	1	μΑ
Input Pin Disable Current	V _{EN} ≤ 0.4 V		I _{VIN(DIS)}		0.5	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"	V _{EN(H)}	0.9			V	
	EN Input Voltage "L"		V _{EN(L)}			0.4	
EN Pull Down Current	V _{EN} = 3.6 V		I _{EN}		0.3	1	μA
Output Voltage Undershoot	$I_{OUT} = 10 \text{ mA to } 300 \text{ m}$ $C_{OUT} = 2x 4 \mu\text{F}, 0201$	A in 1 μs	V _{OUT(USH)}			-25	mV
Output Voltage Overshoot	$I_{OUT} = 300 \text{ mA to } 10 \text{ m}$ $C_{OUT} = 2x 4 \mu\text{F}, 0201$	A in 1 μs	V _{OUT(OSH)}			25	mV
Power Supply Rejection Ratio	V _{IN} to V _{OUT} ,	f = 100 Hz	PSRR(V _{IN})		75		dB
	$V_{IN} = V_{OUT} + 0.1 V,$ $I_{OUT} = 150 \text{ mA},$	f = 1 kHz			80		7
	$C_{OUT} = 2x 4 \mu\text{F}, 0201$	f = 10 kHz			60		
		f = 100 kHz			40		
	V _{BIAS} to V _{OUT} , V _{IN} = V _{OUT} + 0.1 V	f = 1 kHz	PSRR(V _{BIAS})		80		dB
Output Noise Voltage	V _{IN} = V _{OUT} + 0.1 V,	l _{OUT} = 10 mA	V _N		9.9		μV _{RMS}
	$f = 10 \text{ Hz to } 100 \text{ kHz}$ $I_{OUT} = 400 \text{ mA}$				7.5		
Thermal Shutdown Threshold	Temperature increasing				160		°C
	Temperature decreasin			140		<u>] </u>	
Output Discharge Pull-Down	$V_{EN} \le 0.4$ V, $V_{OUT} = 0.5$ V, SCY99376A and SCY99376C option		R _{DISCH}		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
 Dropout voltage is characterized when V_{OUT} falls 3% below V_{OUT(NOM)}.
 For fixed output voltages below 1.5 V, V_{BIAS} dropout does not apply due to a minimum Bias operating voltage of 2.5 V.

ELECTRICAL CHARACTERISTICS $-40^{\circ}C \le T_J \le 85^{\circ}C$; $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1 \text{ V}$, $C_{IN} = 4 \mu\text{F}$, $C_{BIAS} = 1 \mu\text{F}$.	
Typical values are at $T_J = +25^{\circ}$ C. Min/Max values are for -40° C $\leq T_J \leq 85^{\circ}$ C unless otherwise noted. (Note 7)	


Parameter	Test condition	Symbol	Min	Тур	Мах	Unit		
SCY99376xF0	SCY99376xFCT090T2G V _{BIAS} = 3 V, V _{IN} = 1.25 V, C _{OUT} = 2x 4 μF, 0201							
Delay time	From assertion of V _{EN} to output	'A' option	t _{DELAY}		100		μs	
	voltage increase	'C' option	1 1		100			
Rise time	V _{OUT} rise from 10% to 90%	'A' option	t _{RISE}		21		1	
	V _{OUT(NOM)}	'C' option	1 1		80			
Turn-On Time	From assertion of V _{EN} to	'A' option	t _{ON}		140			
	V _{OUT} = 98% V _{OUT(NOM)}	'C' option			230			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
7. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS









50 μs/div







	RMS Output Noise (μV _{RMS})				
I _{OUT}	10 Hz – 100 kHz	100 Hz – 100 kHz			
1 mA	11.8	11.0			
10 mA	8.0	6.8			
300 mA	7.5	6.3			
400 mA	7.6	6.3			






Figure 17. Enable Turn-on Response – I_{OUT} = 400 mA – "C" Option






Figure 19. Line Transient Response – I_{OUT} = 100 mA

TYPICAL CHARACTERISTICS















Figure 21. V_{BIAS} Line Transient Response – I_{OUT} = 300 mA

















APPLICATIONS INFORMATION

The SCY99376 is 400 mA dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal control circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. The very low V_{IN} to V_{OUT} voltage difference is the most important factor to use NMOS topology. It allows to increase efficiency, reduce power dissipation and heating. Separate BIAS voltage allows very low output voltages like 0.5 V with just 0.6 V power input voltage while maintaining excellent dynamic performance. Tiny 6-pin WLCSP package in connection with 0201 size capacitors provide excellent solution for space constrains application like smartphones, camera modules, etc.

The SCY99376 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

Dropout Voltage

Because of two power supply inputs V_{IN} and V_{BIAS} and one V_{OUT} regulator output, there are two Dropout voltages specified.

The first, the V_{IN} Dropout voltage is the voltage difference ($V_{IN} - V_{OUT}$) when V_{OUT} starts to decrease by percent specified in the Electrical Characteristics table. V_{BIAS} is high enough.

The second, the V_{BIAS} dropout ($V_{BIAS} - V_{OUT}$) is the state when internal NMOS gate driving voltage is not enough to open pass device more and V_{OUT} drops down to specified level. The both values are published in the Electrical Characteristics table.

Under Voltage Lock-out (UVLO)

The device incorporates under voltage lockout protection (UVLO) to ensure safe start and shutdown when bias voltage rise or fall. The UVLO threshold is set to approximately 2.1 V. When V_{BIAS} is below this threshold device is disabled even EN is high. If V_{BIAS} crosses the threshold then soft start feature is activated and V_{OUT} is rising smoothly. The UVLO has built–in 100 mV hysteresis to prevent turning device ON and OFF when BIAS voltage oscillating around threshold level. If V_{BIAS} falls below UVLO_{THRES}–UVLO_{HYST} the device is turned off.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. To get the full functionality of Soft Start, it is recommended to turn on the V_{IN} and V_{BIAS} supply voltages first and activate the Enable pin no sooner than V_{IN} and V_{BIAS} are on their nominal levels. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS} . If EN is connected to V_{IN} be careful about EN threshold.

If the EN pin voltage is < 0.4 V the device is guaranteed to be disabled. The pass transistor is turned off so that there

is virtually no current flow between the IN and OUT. The active discharge transistor is active (devices with Output Active Discharge feature only) so that the output voltage V_{OUT} is pulled down to GND through a 150 Ω resistor. In the disable state the device consumes as low as typ. 0.5 μ A from the V_{IN} and 0.5 μ A from V_{BIAS} .

If the EN pin voltage is > 0.9 V the device is guaranteed to be enabled. The SCY99376 regulates the output voltage and the active discharge transistor is turned off.

The EN pin has internal pull-down current source with typ. value of $0.3 \ \mu$ A which assures that the device is turned off when the EN pin is not connected.

Slew Rate Control

The device is optimized for camera sensor application and meets all requirements for using in modern camera applications such as a smartphones, cameras and image capture devices. Power supply specification of sensors often requires output voltage slew rate limitation to protect sensor during regulator start–up. The SCY99376 incorporates soft–start feature which can assure smooth output voltage ramp without excess current spikes and voltage undershoots. The device provides two options of slew rate speed, 'Normal' means typical rise time approx. 20 µs and 'Slow' option means rise time about 100 µs. More detail about star–up timing is specified in electrical table.

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short. The device uses constant current limitation approach to protect against damage which means that output voltage drops down and output current keeps similar level specified by parameter I_{CL} in Electrical characteristic. The I_{CL} value is defined when V_{OUT} falls down to 90% nominal output voltage.

Thermal Protection

When the die temperature exceeds the Thermal Shutdown threshold (TSD – 160°C typical), Thermal Shutdown event is detected and output voltage is turned–off, immediately.

Once the device temperature falls below the 140°C regulator is turned–on again. The soft start feature is activated when output voltage is turned–on after TSD event. The internal built in hysteresis prevents excessive output OFF and ON switching and provides additional time to die cooling.

The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.


Power Dissipation

As power dissipation in the device increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affects the rate of junction temperature rising for the part.

The maximum power dissipation the device can handle is given by:

$$P_{D(MAX)} = \frac{85^{\circ}C - T_{A}}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the device for given application conditions can be calculated from the following equations:






Figure 26. θ_{JA} and $P_{D(MAX)}$ vs. Copper Area

Reverse Current

The NMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The SCY99376 is very fast device which features very good Power Supply Rejection ratio even with very small $V_{IN}-V_{OUT}$ headroom. The lowering headroom, real input voltage must be watched carefully to avoid LDO drop out and performance degradation. If desired the PSRR at higher frequencies in the range 1 MHz – 10 MHz can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Input Capacitor Selection (CIN)

It is recommended to connect at least a 4 μ F Ceramic X5R or X7R capacitor as close as possible to the IN pin of the device. Larger input capacitor may be necessary if fast and large load transients are encountered in the application. This

capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the min. or max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes.

Bias Capacitor Selection (CBIAS)

The bias pin provides supply voltage for internal circuitry and could affect device performance. The 1 μ F decoupling capacitor should be connected as close as possible to BIAS pin to provide low impedance path for unwanted AC signal coupled on bias line. The BIAS capacitor also provides stable voltage for internal reference and regulation loop which improve device performance. The X7R or X5R ceramic capacitor are recommended for their reliable performance over wide temperature range.

Output Decoupling Capacitors (COUT)

The SCY99376 is designed to achieve the best in class dynamic response. It brings some specific requirements to output capacitor selection. The only quality X7R, X5R and better ceramics capacitors should be used.

The SCY99376 is fully stable over all conditions with nominal $2x 4 \mu F 0201$ output capacitor or more. Capacitors of this size have significant capacitance DC-derating. This fact should be kept in mind in output capacitor selection. The Figure 27. shows capacitance derating for three different package size.




Figure 27. Capacitance Change vs. DC Voltage Applied

Capacitance change is also depended on capacitor thickness. For applications where small PCB area is limitation but height is not critical the thicker capacitor with same footprint provides better effective capacitance.




Figure 28. Capacitance Change vs. Caps Package Thickness

The minimum effective capacitance is 2 μ F. The device is not sensitive to high total output capacitance and can handle capacity up to 47 μ F. The SCY99376 can also handle additional capacitors spread over board.

PCB Layout Recommendations

ORDERING INFORMATION

To obtain good transient performance and good regulation characteristics output capacitors should be placed as closed as possible to output pin. The SCY99376 includes dedicated SNS pin which should be connected directly to output capacitors to keep device stable and high performance. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). The Figure 29 shows recommended PCB layout.




Figure 29. Recommended PCB Layout

To increase application efficiency as small as possible $V_{IN}-V_{OUT}$ headroom is desirable. It is necessary to be very careful in PCB design because any additional PCB resistance between LDO power source and input pin causes voltage drop which further reduces voltage headroom.

Device	Output Voltage	Marking	Option	Package	Shipping [†]
SCY99376CFCT090T2G (In Development)	0.9 V	DA	Output Active Discharge, Slow Turn-On Slew Rate		10,000 / Tape & Reel
SCY99376CFCT080T2G (In Development)	0.8 V	TBD		UBM: 210 μm Bump Type: (98.2% Sn/1.8% Ag) Plate	


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

8. To order other package and voltage variants, please contact your **onsemi** sales representative.

PACKAGE DIMENSIONS

WLCSP6 0.99x0.65x0.29


CASE 567ZT **ISSUE B**




NDTES:

- DIMENSIONING AND TOLERANCING PER ASME 1. Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS 2
- 3. DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 4. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- DIMENSION & IS MEASURED AT THE MAXIMUM 5. BALL DIAMETER, PARALLEL TO DATUM C.

A1






TOP VIEW



A2

	MILLIMETERS				
DIM	MIN.	NDM.	MAX.		
А	0.250	0.330			
A1	0.040 0.060 0.080				
A2	0.23 REF				
Q	0.180 0.210 0.240				
D	0.940 0.990 1.040				
Ы	0.600 0.650 0.700				
e	0.35 BSC				



RECOMMENDED MOUNTING FOOTPRINT*

For additional information on our Pb-Free the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

onsemi Website: www.onsemi.com

 \Diamond