

# SD210DE SERIES



## N-Channel Lateral DMOS FETs

The SD210DE Series of single-pole, single-throw analog switches is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. For long term reliability, this series also features a poly-silicon gate.

PART NUMBER	$V_{(BR)DS}$ MAX (V)	$r_{ds(ON)}$ MAX ( $\Omega$ )	$C_{rss}$ MAX (pF)	$t_{ON}$ MAX (ns)
SD210DE	20	45	0.5	2
SD212DE	10	45	0.5	2
SD214DE	15	45	0.5	2



For additional design information please see performance curves DMCB, which are located in Section 7.

## SIMILAR PRODUCTS

- Quad Array, See SD5000 Series
- SO-14 Array, See SD5400 Series
- Zener Protection, See SD211DE Series
- SOT-143, See SST211 Series
- Chips, Order SD21XCHP

TO-72

BOTTOM VIEW



- 1 SOURCE
- 2 DRAIN
- 3 GATE
- 4 SUBSTRATE, CASE

## ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT			UNITS
		SD210DE	SD212DE	SD214DE	
Gate-Source, Gate-Drain Gate-Substrate Voltage	$V_{GS}, V_{GD}, V_{GB}$	$\pm 40$	$\pm 40$	$\pm 40$	V
Drain-Source Voltage	$V_{DS}$	30	10	20	
Source-Drain Voltage	$V_{SD}$	10	10	20	
Drain-Substrate Voltage	$V_{DB}$	30	15	25	
Source-Substrate Voltage	$V_{SB}$	15	15	25	
Drain Current	$I_D$	50	50	50	mA
Power Dissipation (25°C Case)	$P_D$	1200	1200	1200	mW
Power Derating		9.6	9.6	9.6	mW/°C
Operating Junction Temperature	$T_J$	-55 to 150			°C
Storage Temperature	$T_{stg}$	-65 to 200			
Lead Temperature (1/16" from case for 10 seconds)	$T_L$	300			

ELECTRICAL CHARACTERISTICS <sup>1</sup>				LIMITS							
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>2</sup>	SD210DE		SD212DE		SD214DE		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
<b>STATIC</b>											
Drain-Source Breakdown Voltage	$V_{(BR)DS}$	$V_{GS} = V_{BS} = 0\text{ V}, I_D = 10\ \mu\text{A}$	35	30						V	
		$V_{GS} = V_{BS} = -5\text{ V}, I_S = 10\text{ nA}$	30	10		10		20			
Source-Drain Breakdown Voltage	$V_{(BR)SD}$	$V_{GD} = V_{BD} = -5\text{ V}, I_D = 10\text{ nA}$	22	10		10		20		V	
Drain-Substrate Breakdown Voltage	$V_{(BR)DB}$	$V_{GB} = 0\text{ V}$ $I_D = 10\ \mu\text{A}$ Source OPEN	35	15		15		25		V	
Source-Substrate Breakdown Voltage	$V_{(BR)SB}$	$V_{GB} = 0\text{ V}$ $I_S = 10\ \mu\text{A}$ Drain OPEN	35	15		15		25		V	
Drain-Source Leakage	$I_{DS(OFF)}$	$V_{GS} = V_{BS} = -5\text{ V}$	$V_{DS} = 10\text{ V}$	0.4		10		10		nA	
			$V_{DS} = 20\text{ V}$	0.9					10		
Source-Drain Leakage	$I_{SD(OFF)}$	$V_{GD} = V_{BD} = -5\text{ V}$	$V_{SD} = 10\text{ V}$	0.5		10		10		nA	
			$V_{SD} = 20\text{ V}$	1					10		
Gate Leakage	$I_{GBS}$	$V_{DB} = V_{SB} = 0\text{ V}, V_{GB} = \pm 40\text{ V}$	0.001		0.1		0.1		0.1	nA	
Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS} = V_{GS(th)}, I_S = 1\ \mu\text{A}$ $V_{SB} = 0\text{ V}$	0.7	0.5	2	0.1	2	0.1	2	V	
Drain-Source On-Resistance	$r_{DS(ON)}$	$I_D = 1\text{ mA}$ $V_{SB} = 0\text{ V}$	$V_{GS} = 5\text{ V}$	58		70		70		$\Omega$	
			$V_{GS} = 10\text{ V}$	38		45		45			
			$V_{GS} = 15\text{ V}$	30							
			$V_{GS} = 20\text{ V}$	26							
			$V_{GS} = 25\text{ V}$	24							
<b>DYNAMIC</b>											
Forward Transconductance	$g_{fs}$	$V_{DS} = 10\text{ V}, V_{SB} = 0\text{ V}$ $I_D = 20\text{ mA}, f = 1\text{ kHz}$	11	10		10		10		mS	
Output Conductance	$g_{os}$		0.9								
Gate Node Capacitance	$C_{(GS+GD+GB)}$	$V_{DS} = 10\text{ V}, f = 1\text{ MHz}$ $V_{GS} = V_{BS} = -15\text{ V}$	2.5		3.5		3.5		3.5	pF	
Drain Node Capacitance	$C_{(GD+DB)}$		1.1		1.5		1.5		1.5		
Source Node Capacitance	$C_{(GS+SB)}$		3.7		5.5		5.5		5.5		
Reverse Transfer Capacitance	$C_{rss}$		0.2		0.5		0.5		0.5		
<b>SWITCHING</b>											
Turn-ON Time	$t_{d(ON)}$	$V_{DD} = 5\text{ V}, R_L = 680\ \Omega$ $V_{IN} = 0\text{ to }5\text{ V}$	0.5		1		1		1	ns	
	$t_r$		0.6		1		1		1		
Turn-OFF Time	$t_{d(OFF)}$		2								
	$t_f$		6								

- NOTES: 1.  $T_A = 25\text{ }^\circ\text{C}$  unless otherwise noted.  
2. For design aid only, not subject to production testing.

5