

SD210DE SERIES

Siliconix
incorporated

N-Channel Lateral DMOS FETs


The SD210DE Series of single-pole, single-throw analog switches is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. For long term reliability, this series also features a poly-silicon gate.

For additional design information please see performance curves DMCB, which are located in Section 7.

PART NUMBER	V _{(BR)DS} MAX (V)	r _{ds(ON)} MAX (Ω)	C _{rss} MAX (pF)	t _{ON} MAX (ns)
SD210DE	20	45	0.5	2
SD212DE	10	45	0.5	2
SD214DE	15	45	0.5	2

TO-72

BOTTOM VIEW



SIMILAR PRODUCTS

- Quad Array, See SD5000 Series
- SO-14 Array, See SD5400 Series
- Zener Protection, See SD211DE Series
- SOT-143, See SST211 Series
- Chips, Order SD21XCHP

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT			UNITS	
		SD210DE	SD212DE	SD214DE		
Gate-Source, Gate-Drain Gate-Substrate Voltage	V _{GS} , V _{GD} , V _{GB}	±40	±40	±40	V	
Drain-Source Voltage	V _{DS}	30	10	20		
Source-Drain Voltage	V _{SD}	10	10	20		
Drain-Substrate Voltage	V _{DB}	30	15	25		
Source-Substrate Voltage	V _{SB}	15	15	25		
Drain Current	I _D	50	50	50	mA	
Power Dissipation (25°C Case)	P _D	1200	1200	1200	mW	
Power Derating		9.6	9.6	9.6	mW/°C	
Operating Junction Temperature	T _J	-55 to 150			°C	
Storage Temperature	T _{stg}	-65 to 200				
Lead Temperature (1/16" from case for 10 seconds)	T _L	300				

ELECTRICAL CHARACTERISTICS ¹			LIMITS							
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	SD210DE		SD212DE		SD214DE		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
STATIC										
Drain-Source Breakdown Voltage	V _{(BR)DS}	V _{GS} = V _{BS} = 0 V, I _D = 10 μA	35	30						V
		V _{GS} = V _{BS} = -5 V, I _S = 10 nA	30	10		10		20		
Source-Drain Breakdown Voltage	V _{(BR)SD}	V _{GD} = V _{BD} = -5 V, I _D = 10 nA	22	10		10		20		
Drain-Substrate Breakdown Voltage	V _{(BR)DB}	V _{GB} = 0 V I _D = 10 nA	Source OPEN	35	15		15		25	
Source-Substrate Breakdown Voltage	V _{(BR)SB}	V _{GB} = 0 V I _S = 10 μA	Drain OPEN	35	15		15		25	
Drain-Source Leakage	I _{DS(OFF)}	V _{GS} = V _{BS} = -5 V	V _{DS} = 10 V	0.4		10		10		nA
			V _{DS} = 20 V	0.9						
Source-Drain Leakage	I _{SD(OFF)}	V _{GD} = V _{BD} = -5 V	V _{SD} = 10 V	0.5		10		10		
			V _{SD} = 20 V	1						10
Gate Leakage	I _{GBS}	V _{DB} = V _{SB} = 0 V, V _{GB} = ±40 V	0.001		0.1		0.1		0.1	
Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} = V _{GS(th)} , I _S = 1 μA V _{SB} = 0 V	0.7	0.5	2	0.1	2	0.1	2	V
Drain-Source On-Resistance	r _{DS(ON)}	I _D = 1 mA V _{SB} = 0 V	V _{GS} = 5 V	58		70		70		Ω
			V _{GS} = 10 V	38		45		45		
			V _{GS} = 15 V	30						
			V _{GS} = 20 V	26						
			V _{GS} = 25 V	24						
DYNAMIC										
Forward Transconductance	g _{fs}	V _{DS} = 10 V, V _{SB} = 0 V I _D = 20 mA, f = 1 kHz	11	10		10		10		mS
Output Conductance	g _{os}		0.9							
Gate Node Capacitance	C _(GS+GD+GB)	V _{DS} = 10 V, f = 1 MHz V _{GS} = V _{BS} = -15 V	2.5		3.5		3.5		3.5	pF
Drain Node Capacitance	C _(GD+DB)		1.1		1.5		1.5		1.5	
Source Node Capacitance	C _(GS+SB)		3.7		5.5		5.5		5.5	
Reverse Transfer Capacitance	C _{rss}		0.2		0.5		0.5		0.5	
SWITCHING										
Turn-ON Time	t _{d(ON)}	V _{DD} = 5 V, R _L = 680 Ω V _{IN} = 0 to 5 V	0.5		1		1		1	ns
	t _r		0.6		1		1		1	
Turn-OFF Time	t _{d(OFF)}		2							
	t _f		6							

NOTES: 1. T_A = 25 °C unless otherwise noted.
 2. For design aid only, not subject to production testing.