

# D-MOS FET quad analog switch arrays and driver

**Siliconix**

SD5200

**designed for Military and Industrial Applications . . .**

## SD5200 APPLICATIONS

- Switch Drivers



## DESCRIPTION

The SILICONIX D-MOS SD5200 monolithic arrays of silicon, insulated-gate, field-effect transistors using the N-channel enhancement mode technology.

This device is designed to handle a wide variety of driver applications. The SD5200 is intended for use as a 30V driver to complement the other switch products.

## FEATURES

- Low Input Capacitance—2.4 pF
- Low Feedback Capacitance—0.3 pF
- Low Output Capacitance—1.3 pF
- $\pm 10V$  Analog Signal Range
- Low Propagation Delay Time—600 ps
- Low on Resistance— $30\Omega$
- Low Feedthrough and Feedback Transients
- Ion Implanted for Greater Reliability
- High Channel-to-Channel Isolation—107 dB
- Transient Protection for Gates




ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  unless otherwise specified.)

Parameters	SD5200	Unit
$V_{DS}$ Drain-to-Source	+30	$V_{dc}$
$V_{SD}$ Source-to-Drain <sup>1</sup>	+0.5	
$V_{DB}$ Drain-to-Substrate	+30	
$V_{SB}$ Source-to-Substrate	+0.5	
$V_{GS}$ Gate-to-Source	+20	
$V_{GB}$ Gate-to-Substrate	+20 -0.3	
$V_{GD}$ Gate-to-Drain	+20	
$I_D$ Drain Current	50	mA
Ambient Temperature Range	Storage Operating	-55 to +150 -55 to +125 $^\circ\text{C}$
Power Dissipation	Total Package Dissipation <sup>2</sup> Individual Transistor Dissipation	640 300 mW


## NOTES

- Refer to test conditions specified in Electrical Characteristics Table.
- Derated 5 mW per degree centigrade.


## TEST CIRCUIT



## SWITCHING TEST CIRCUIT



## SWITCHING WAVEFORMS



## SWITCHING CHARACTERISTICS

$V_{DD}$	$R_L$	$t_{d(ON)}(\text{ns})$		$t_r(\text{ns})$		$* t_{OFF}(\text{ns})$	
		TYP	MAX	TYP	MAX	TYP	MAX
5	680	0.6	1.0	0.7	1.0	9.0	
10	680	0.7		0.8		9.0	
15	1k	0.9		1.0		14.0	

\* $t_{OFF}$  is dependent on  $R_L$  and does not depend on the device characteristics.

**DC ELECTRICAL CHARACTERISTICS ( $T_A = +25^\circ\text{C}$  unless otherwise specified)**

Parameter	Test Conditions	SD5200			Unit	
		Min	Typ	Max		
BREAKDOWN VOLTAGE $\text{BV}_{\text{DS}}$	$V_{\text{GS}} = V_{\text{BS}} = 0\text{V}$ , $I_{\text{D}} = 10 \mu\text{A}$	30	35		V	
	$V_{\text{GS}} = V_{\text{BS}} = -5\text{V}$ , $I_{\text{S}} = 10 \text{nA}$					
$\text{BV}_{\text{SD}}$	Source-to-Drain	$V_{\text{GD}} = V_{\text{BD}} = -5\text{V}$ , $I_{\text{D}} = 10 \text{nA}$			V	
$\text{BV}_{\text{DB}}$	Drain-to-Substrate	$V_{\text{GB}} = 0\text{V}$ , Source Open $I_{\text{D}} = 10 \text{nA}$			V	
$\text{BV}_{\text{SB}}$	Source-to-Substrate	$V_{\text{GB}} = 0\text{V}$ , Drain Open $I_{\text{S}} = 10 \mu\text{A}$			V	
LEAKAGE CURRENT $I_{\text{DS(OFF)}}$	Drain-to-Source	$V_{\text{GS}} = V_{\text{BS}} = -5\text{V}$ $V_{\text{DS}} = +15\text{V}$ $V_{\text{DS}} = +10\text{V}$			nA	
		$V_{\text{GD}} = V_{\text{BD}} = -5\text{V}$ $V_{\text{SD}} = +15\text{V}$ $V_{\text{SD}} = +10\text{V}$				
$I_{\text{GDS}}$	Gate	$V_{\text{DB}} = V_{\text{SB}} = 0\text{V}$ $V_{\text{GB}} = 30\text{V}$			$\mu\text{A}$	
$V_{\text{T}}$	Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}} = V_{\text{T}}$ , $I_{\text{S}} = 1 \mu\text{A}$ $V_{\text{SB}} = 0\text{V}$	0.5	1.0	2.0	V
$r_{\text{DS(ON)}}$	Drain-to-Source Resistance	$I_{\text{D}} = 1.0 \text{ mA}$ , $V_{\text{SB}} = 0$ , $V_{\text{GS}} = +5\text{V}$		50	80	$\Omega$
		$I_{\text{D}} = 1.0 \text{ mA}$ , $V_{\text{SB}} = 0$ , $V_{\text{GS}} = +10\text{V}$		30		
		$I_{\text{D}} = 1.0 \text{ mA}$ , $V_{\text{SB}} = 0$ , $V_{\text{GS}} = +15\text{V}$		23		
		$I_{\text{D}} = 1.0 \text{ mA}$ , $V_{\text{SB}} = 0$ , $V_{\text{GS}} = +20\text{V}$		19		
$r_{\text{DS(ON)}}$	Resistance Match <sup>1</sup>	$I_{\text{D}} = 1.0 \text{ mA}$ , $V_{\text{SB}} = 0$ $V_{\text{GS}} = +5\text{V}$				$\Omega$

NOTE:

1. This untested parameter is guaranteed by design.

**AC ELECTRICAL CHARACTERISTICS**

Parameter	Test Conditions	SD5200			Unit	
		Min	Typ	Max		
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}} = 10\text{V}$ , $V_{\text{SB}} = 0\text{V}$ $I_{\text{D}} = 20 \text{ mA}$ , $f = 1 \text{ kHz}$	10	15		mmho
$C_{(\text{GS}+\text{GD}+\text{GB})}$	Gate Node Capacitances	$V_{\text{DS}} = 10\text{V}$ , $f = 1 \text{ MHz}$ $V_{\text{GS}} = V_{\text{BS}} = -15\text{V}$ See Capacitance Model in Figure 1		2.4	3.5	pF
$C_{(\text{GD}+\text{DB})}$	Drain Node Capacitances			1.3	1.5	
$C_{(\text{GS}+\text{SB})}$	Source Node Capacitances					
$C_{\text{DG}}$	Reverse Transfer Capacitances			0.3	0.5	
$C_{\text{T}}$	Cross Talk	See Test Circuits No. 1 and 2, $f = 3 \text{ kHz}$		-107		dB