

# D-MOS FET quad analog switch arrays and driver

*designed for Military and Industrial Applications . . .*

## SD5200 APPLICATIONS

- Switch Drivers



## DESCRIPTION

The SILICONIX D-MOS SD5200 monolithic arrays of silicon, insulated-gate, field-effect transistors using the N-channel enhancement mode technology.

This device is designed to handle a wide variety of driver applications. The SD5200 is intended for use as a 30V driver to complement the other switch products.

## FEATURES

- Low Input Capacitance—2.4 pF
- Low Feedback Capacitance—0.3 pF
- Low Output Capacitance—1.3 pF
- $\pm 10\text{V}$  Analog Signal Range
- Low Propagation Delay Time—600 ps
- Low on Resistance— $30\Omega$
- Low Feedthrough and Feedback Transients
- Ion Implanted for Greater Reliability
- High Channel-to-Channel Isolation—107 dB
- Transient Protection for Gates




**ABSOLUTE MAXIMUM RATINGS (TA = 25°C unless otherwise specified.)**

Parameters		SD5200	Unit
V <sub>DS</sub>	Drain-to-Source	+30	V <sub>dc</sub>
V <sub>SD</sub>	Source-to-Drain <sup>1</sup>	+0.5	
V <sub>DB</sub>	Drain-to-Substrate	+30	
V <sub>SB</sub>	Source-to-Substrate	+0.5	
V <sub>GS</sub>	Gate-to-Source	+20	
V <sub>GB</sub>	Gate-to-Substrate	+20	
		-0.3	
V <sub>GD</sub>	Gate-to-Drain	+20	
I <sub>D</sub>	Drain Current	50	mA
Ambient Temperature Range	Storage	-55 to +150	°C
	Operating	-55 to +125	
Power Dissipation	Total Package Dissipation <sup>2</sup>	640	mW
	Individual Transistor Dissipation	300	


**NOTES**

1. Refer to test conditions specified in Electrical Characteristics Table.
2. Derated 5 mW per degree centigrade.


**TEST CIRCUIT**



**SWITCHING TEST CIRCUIT**



**SWITCHING WAVEFORMS**



**SWITCHING CHARACTERISTICS**

V <sub>DD</sub>	R <sub>L</sub>	t <sub>d(ON)</sub> (ns)		t <sub>r</sub> (ns)		* t <sub>OFF</sub> (ns)	
		TYP	MAX	TYP	MAX	TYP	MAX
5	680	0.6	1.0	0.7	1.0	9.0	
10	680	0.7		0.8		9.0	
15	1k	0.9		1.0		14.0	

\*t<sub>OFF</sub> is dependent on R<sub>L</sub> and does not depend on the device characteristics.

DC ELECTRICAL CHARACTERISTICS ( $T_A = +25^\circ\text{C}$  unless otherwise specified)

Parameter		Test Conditions	SD5200			Unit
			Min	Typ	Max	
BREAKDOWN VOLTAGE		$V_{GS} = V_{BS} = 0\text{V}, I_D = 10\ \mu\text{A}$	30	35		V
BV <sub>DS</sub>	Drain-to-Source	$V_{GS} = V_{BS} = -5\text{V}, I_S = 10\ \text{nA}$				
BV <sub>SD</sub>	Source-to-Drain	$V_{GD} = V_{BD} = -5\text{V}, I_D = 10\ \text{nA}$				V
BV <sub>DB</sub>	Drain-to-Substrate	$V_{GB} = 0\text{V}, \text{Source Open}$ $I_D = 10\ \text{nA}$				V
BV <sub>SB</sub>	Source-to-Substrate	$V_{GB} = 0\text{V}, \text{Drain Open}$ $I_S = 10\ \mu\text{A}$				V
LEAKAGE CURRENT		$V_{GS} = V_{BS} = -5\text{V}$ $V_{DS} = +15\text{V}$ $V_{DS} = +10\text{V}$				nA
I <sub>DS(OFF)</sub>	Drain-to-Source	$V_{GD} = V_{BD} = -5\text{V}$ $V_{SD} = +15\text{V}$ $V_{SD} = +10\text{V}$				
I <sub>SD(OFF)</sub>	Source-to-Drain	$V_{GB} = V_{SB} = 0\text{V}$ $V_{GB} = 30\text{V}$				$\mu\text{A}$
I <sub>GBS</sub>	Gate	$V_{DB} = V_{SB} = 0\text{V}$ $V_{GB} = 30\text{V}$				$\mu\text{A}$
V <sub>T</sub>	Threshold Voltage	$V_{DS} = V_{GS} = V_T, I_S = 1\ \mu\text{A}$ $V_{SB} = 0\text{V}$	0.5	1.0	2.0	V
r <sub>DS(ON)</sub>	Drain-to-Source Resistance	$I_D = 1.0\ \text{mA}, V_{SB} = 0, V_{GS} = +5\text{V}$		50	80	$\Omega$
		$I_D = 1.0\ \text{mA}, V_{SB} = 0, V_{GS} = +10\text{V}$		30		
		$I_D = 1.0\ \text{mA}, V_{SB} = 0, V_{GS} = +15\text{V}$		23		
		$I_D = 1.0\ \text{mA}, V_{SB} = 0, V_{GS} = +20\text{V}$		19		
r <sub>DS(ON)</sub>	Resistance Match <sup>1</sup>	$I_D = 1.0\ \text{mA}, V_{SB} = 0$ $V_{GS} = +5\text{V}$				$\Omega$

## NOTE:

1. This untested parameter is guaranteed by design.

## AC ELECTRICAL CHARACTERISTICS

Parameter		Test Conditions	SD5200			Unit
			Min	Typ	Max	
g <sub>fs</sub>	Forward Transconductance	$V_{DS} = 10\text{V}, V_{SB} = 0\text{V}$ $I_D = 20\ \text{mA}, f = 1\ \text{kHz}$	10	15		mmho
C <sub>(GS+GD+GB)</sub>	Gate Node Capacitances	$V_{DS} = 10\text{V}, f = 1\ \text{MHz}$ $V_{GS} = V_{BS} = -15\text{V}$ See Capacitance Model in Figure 1		2.4	3.5	pF
C <sub>(GD+DB)</sub>	Drain Node Capacitances			1.3	1.5	
C <sub>(GS+SB)</sub>	Source Node Capacitances					
C <sub>DG</sub>	Reverse Transfer Capacitances			0.3	0.5	
C <sub>T</sub>	Cross Talk	See Test Circuits No. 1 and 2, $f = 3\ \text{kHz}$		-107		dB