## **SD5400 SERIES**



The Siliconix SD5400 series is a monolithic array of single-pole, single-throw analog switches designed for high-speed switching in audio, video and high frequency applications in communications, instrumentation, and process control. Designed with the Siliconix DMOS process, the SD5400 is rated for analog signals of  $\pm 10$  V, while the SD5401 and SD5402 are rated for  $\pm 5$  V and  $\pm 7.5$  V respectively.

These bidirectional switches feature very low interelectrode capacitance and on-resistance to achieve low insertion loss, crosstalk, and feedthrough performance. The threshold voltage for all switches is 2 V maximum, simplifying driver requirements for low level signal applications.

For additional design information please see performance curves DMCA, which are located in Section 7.

## SIMILAR PRODUCTS


- TO-18, See SD211DE Series
- 16-Pin DIP, See SD5000 Series
- SOT-143, See SST211 Series
- Chips, Order SD540XCHP

	ART MBER	V <sub>(BR)DS</sub> MIN (V)	V <sub>GS(TH)</sub> MAX (V)	<sup>r</sup> ds(ON) MAX (Ω)	t <sub>ON</sub> MAX (ns)
SD5	5400CY	20	2.0	70	2
SD5	5401CY	10	2.0	70	2
SD5	5402CY	15	2.0	70	2

SO-14

TOP VIEW

Siliconix



ABSOLUTE MAXIMUM RATINGS (	$T_A = 25 ^{\circ}C$ unless otherwise noted)
	TA = LO O unicoo otherwise noteu)

SYMBOL					
	SD5400	SD5402	UNITS		
$V_{GS}, V_{GD}$	30/-25	25/-15	30/-22.5		
V <sub>DB</sub> ,V <sub>SB</sub>	25 15 22.5		22.5		
V <sub>DS</sub> ,V <sub>SD</sub>	20	10	15	V	
V <sub>GB</sub>	30/-0.3	25/-0.3	30/-0.3	1	
۱ <sub>D</sub>		mA			
P <sub>D</sub>		mW			
	5			mW/°C	
Tj					
T <sub>stg</sub>		°C			
ΤL					
	V <sub>DB</sub> ,V <sub>SB</sub> V <sub>DS</sub> ,V <sub>SD</sub> V <sub>GB</sub> I <sub>D</sub> P <sub>D</sub> T <sub>J</sub> T <sub>stg</sub> T <sub>L</sub>	V <sub>DB</sub> ,V <sub>SB</sub> 25           V <sub>DS</sub> ,V <sub>SD</sub> 20           V <sub>GB</sub> 30/-0.3           I <sub>D</sub>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

<sup>1</sup>These devices feature an internal Zener protected gate.





## **SD5400 SERIES**

ELECTRICAL CHARACTERISTICS			LIMITS								
					SD5400CY		SD5401CY		SD5402CY		
PARAMETER	SYMBOL	TEST CONDITIONS		TYP <sup>2</sup>	MIN	мах	MIN	мах	MIN	мах	UNIT
STATIC				L						1	
Drain-Source Breakdown Voltage	V <sub>(BR)DS</sub>	V <sub>GS</sub> = V <sub>BS</sub> = -5 V, 1 <sub>D</sub> = 10 nA		30	20		10		15		
Source-Drain Breakdown Voltage	V <sub>(BR)SD</sub>	V <sub>GD</sub> = V <sub>BD</sub> = -5 V, I <sub>S</sub> = 10 nA		22	20		10		15		
Drain-Substrate Breakdown Voltage	V <sub>(BR)DB</sub>	V <sub>GB</sub> = 0 V I <sub>D</sub> = 10 nA Source OPEN		35	25		15		22.5		V
Source-Substrate Breakdown Voltage	V <sub>(BR)SB</sub>	V <sub>GB</sub> = 0 V I <sub>S</sub> = 10 µA Drain OPEN		35	25		15		22.5		
			V <sub>DS</sub> = 20 V	0.9		10					nA
Drain-Source Leakage	IDS(OFF)	$V_{GS} = V_{BS} = -5 V$	V <sub>DS</sub> = 10 V	0.4				10			
J. J			V <sub>DS</sub> = 15 V	0.7						10	
	I <sub>SD(OFF)</sub>	V <sub>GD</sub> = V <sub>BD</sub> = -5 V	V <sub>SD</sub> = 20 V	1		10					
Source-Drain Leakage			V <sub>SD</sub> = 10 V	0.5				10			
Leakage			V <sub>SD</sub> = 15 V	0.8						10	
Gate Leakage	I <sub>GBS</sub>	$V_{DB} = V_{SB} = 0 V, V_{GB} = 30 V$		10 <sup>-5</sup>		1		1		1	Αц
Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> = V <sub>GS(th)</sub> , I <sub>S</sub> = 1μA V <sub>SB</sub> = 0 V		0.7	0.1	2	0.1	2	0.1	2	v
	r <sub>DS(ON)</sub>		V <sub>GS</sub> = 5 V	58		70		70		70	ß
Drain-Source		I <sub>D</sub> = 1 mA V <sub>SB</sub> = 0 V	V <sub>GS</sub> = 10 V	38							
On-Resistance			V <sub>GS</sub> = 15 V	30							
	· DS(ON)		V <sub>GS</sub> = 20 V	26							
Resistance Match	$l_{\rm r} = 1  \text{m} \Lambda  V_{\rm r} = 0  V$		1		5		5		5		
DYNAMIC	******										
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, V I <sub>D</sub> = 20 mA , 1		11	10		10		10		mS
Gate Node Capacitance	C <sub>(GS+GD+GB)</sub>			2.5		3.5		3.5		3.5	
Drain Node Capacitance	C <sub>(GD+DB)</sub>	V <sub>DS</sub> = 10 V, f = 1 MHz V <sub>GS</sub> = V <sub>BS</sub> = -15 V		1.1		2		2		2	pF
Source Node Capacitance	C <sub>(GS+SB)</sub>			3.7		6		6		6	
Reverse Transfer Capacitance	C <sub>rss</sub>			0.2		0.5		0.5		0.5	
Crosstalk		f = 3 kHz, See Test Circuits in DMCA Performance Curves		-107							dB
SWITCHING								•		•	
Turn-ON Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 5 V, R <sub>L</sub> = 680 Ω V <sub>IN</sub> = 5 V		0.5		1		1		1	- ns
	tr			0.6		1		1		1	
Turn-OFF Time	t <sub>d(OFF)</sub>			2							
Turn-OFF Time	t <sub>f</sub>			6							

NOTES: 1. T\_A = 25 °C unless otherwise noted. 2. For design aid only, not subject to production testing.

5