

SE3035

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

Thigh Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current Improved Shoot-Through FOM

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device

Features


For a single MOSFET

- $V_{DS} = 30V$
- $R_{DS(ON)} = 5.5m\Omega @ V_{GS}=10$
- $R_{DS(ON)} = 9.5m\Omega @ V_{GS}=4.5$


Pin configurations

See Diagram below

Marking and pin assignment



DFN 3x3 EP top view



Absolute Maximum Ratings


Parameter	Symbol	Rating	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current	Continuous	I_D	A
	Pulsed		
Total Power Dissipation @ $T_A=25^\circ C$	P_D	35	W
Operating Junction Temperature Range	T_J	-55 to 150	$^\circ C$

SE3035


Electrical Characteristics (TJ=25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	30	33		V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 30V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	1	1.6	3	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =12A	-	4.8	5.5	mΩ
		V _{GS} =4.5V, I _D =40A		8.2	9.5	
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz		1265		pF
C _{oss}	Output Capacitance			600		pF
C _{rss}	Reverse Transfer Capacitance			130		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =15V, I _D =12A		19		nC
Q _{gs}	Gate Source Charge			2.7		nC
Q _{gd}	Gate Drain Charge			2.5		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =15V, R _{GEN} =6Ω I _D =12A		18		ns
t _{d(off)}	Turn-Off Delay Time			34		ns
t _{d(r)}	Turn-On Rise Time			10		ns
t _{d(f)}	Turn-Off Fall Time			10		ns
Thermal Resistance						
Symbol	Parameter		Typ	Max	Units	
R _{θJC}	Thermal Resistance Junction to Case(t≤10s)		-	3.6	°C/W	

Test Circuits and Waveform


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Characteristics

Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 $R_{DS(on)}$ - Drain Current










Figure 6 Source-Drain Diode Forward

Typical Characteristics



Package Outline Dimension

DFN3X3 EP



The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.
© 2005 SINO-IC – Printed in China – All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road, ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403 33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.net

Website: <http://www.sino-ic.net>