

SE80100

**N-Channel Enhancement-Mode MOSFET**

Revision: A

**General Description**

Thigh Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current Improved Shoot-Through FOM

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device



**Features**

For a single MOSFET

- $V_{DS} = 80V$
- $R_{DS(ON)} = 6.8m\Omega @ V_{GS}=10$

**Pin configurations**

See Diagram below









**Absolute Maximum Ratings**

Parameter		Symbol	Rating	Units
Drain-Source Voltage		$V_{DS}$	80	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	Continuous	$I_D$	100	A
	Pulsed		370	
Total Power Dissipation	@TA=25°C	$P_D$	125	W
Operating Junction Temperature Range		$T_J$	-55 to 175	°C







## SE80100

Electrical Characteristics (T <sub>J</sub> =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS (Note 2)</b>						
B <sub>V</sub> DSS	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0 V	80			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = 64V, V <sub>GS</sub> =0V			1	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =20V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA	2		4	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =40A	-	6.8	8	mΩ
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =40V, f=1MHz		4120		pF
C <sub>oss</sub>	Output Capacitance			520		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			200		pF
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =64V, I <sub>D</sub> =40A		58		nC
Q <sub>gs</sub>	Gate Source Charge			15		nC
Q <sub>gd</sub>	Gate Drain Charge			19		nC
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =40V, R <sub>GEN</sub> =4.7Ω I <sub>D</sub> =2A		34		ns
t <sub>d(off)</sub>	Turn-Off Delay Time			103		ns
t <sub>d(r)</sub>	Turn-On Rise Time			95		ns
t <sub>d(f)</sub>	Turn-Off Fall Time			33		ns
<b>Thermal Resistance</b>						
Symbol	Parameter		Typ	Max	Units	
R <sub>θJC</sub>	Thermal Resistance Junction to Case(t≤10s)		-	1.2	°C/W	

Typical Characteristics




Typical Characteristics



# SE80100

## Package Outline Dimension

### TO-263



SYMBOL	MM			INCH			SYMBOL	MM			INCH		
	MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX
A	4.40	4.57	4.70	0.173	0.180	0.185	L	2.00	2.30	2.60	0.079	0.090	0.102
A1	0	0.10	0.25	0	0.004	0.010	L3	1.17	1.27	1.40	0.046	0.050	0.055
A2	2.59	2.69	2.79	0.102	0.106	0.110	L1	-	-	1.70	-	-	0.067
b	0.77	-	0.90	0.030	-	0.035	L4	0.25BSC			0.01BSC		
b1	1.23	-	1.36	0.048	-	0.052	L2	2.50REF.			0.098REF.		
c	0.34	-	0.47	0.013	-	0.019	θ	0°	-	8°	0°	-	8°
C1	1.22	-	1.32	0.048	-	0.052	θ1	5°	7°	9°	5°	7°	9°
D	8.60	8.70	8.80	0.338	0.343	0.346	θ2	1°	3°	5°	1°	3°	5°
E	10.00	10.16	10.26	0.394	0.4	0.404	DEP	0.05	0.10	0.20	0.002	0.004	0.008
e	2.54BSC			0.1BSC			Øp1	1.40	1.50	1.60	0.055	0.059	0.063
H	14.70	15.10	15.50	0.579	0.594	0.610							

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC – Printed in China – All rights reserved.

#### SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

**Add:** Building 3, Room 3401-03, No.200 Zhangheng Road, ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

**Phone:** +86-21-33932402 33932403 33932405 33933508 33933608

**Fax:** +86-21-33932401

**Email:** webmaster@sino-ic.net

**Website:** <http://www.sino-ic.net>