

# 4GB DDR2 – SDRAM SO-DIMM

**200 Pin SO-CDIMM**

**SEC04G72C1BC2MT-xxR**

**4GB PC2-5300 in FBGA Technology**

**RoHS compliant**

**Options:**

- Data Rate / Latency Marking
  - DDR2 667 MT/s CL5 -30
  - DDR2 533 MT/s CL4 -37
- Module Density  
4096MB with 18 dies and 2 ranks
- Standard Grade  $(T_A)$  0°C to 70°C  
 $(T_C)$  0°C to 85°C

**Environmental Requirements:**


Operating temperature (ambient)  
Standard Grade 0°C to 70°C

- Operating Humidity  
10% to 90% relative humidity, noncondensing
- Operating Pressure  
105 to 69 kPa (up to 10000 ft.)
- Storage Temperature  
-55°C to 100°C
- Storage Humidity  
5% to 95% relative humidity, noncondensing
- Storage Pressure  
1682 PSI (up to 5000 ft.) at 50°C

**Features:**

- 200-pin 72-bit Small Outline Clocked Dual-In-Line Double Data Rate Synchronous DRAM Module
- Module organization: dual rank 512M x 72
- $V_{DD} = 1.8V \pm 0.1V$ ,  $V_{DDQ} 1.8V \pm 0.1V$
- 1.8V I/O (SSTL\_18 compatible)
- Serial Presence Detect with EEPROM
- Phase-lock loop (PLL) clock driver to reduce loading
- Supports ECC error detection and correction
- Gold-contact pad
- This module is fully pin and functional compatible to the JEDEC PC2-6400 spec. and JEDEC- Standard MO-224. (see [www.jedec.org](http://www.jedec.org))
- The PCB and all components are manufactured according to the RoHS compliance specification [EU Directive 2002/95/EC Restriction of Hazardous Substances (RoHS)]
- **DDR2 - SDRAM component Micron MT47H256M8EB-25E:C**
  - 256Mx8 DDR2 SDRAM in FBGA-60 package
  - Four bit prefetch architecture
  - DLL to align DQ and DQS transitions with CK
  - Eight internal device banks for concurrent operation
  - Programmable CAS latency (CL)
  - Posted CAS additive latency (AL)
  - WRITE latency = READ latency – 1  $t_{CK}$
  - Programmable burst length: 4 or 8
  - Adjustable data-output drive strength
  - On-die termination (ODT)

**Figure: mechanical dimensions<sup>1</sup>**



This Swissbit module is an industry standard 200-pin 8-byte DDR2 SDRAM clocked Small Outline Dual-In-line Memory Module (SO-CDIMM) which is organized as x64 high speed CMOS memory arrays. The module uses internally configured octal-bank DDR2 SDRAM devices. The module uses double data rate architecture to achieve high-speed operation. DDR2 SDRAM modules operate from a differential clock (CK and CK#). READ and WRITE accesses to a DDR2 SDRAM module is burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The burst length is either four or eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of a burst access. The DDR2 SDRAM devices have a multibank architecture which allows a concurrent operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving "power-down" mode. All inputs and all full drive-strength outputs are SSTL\_18 compatible.

The DDR2 SDRAM module uses the optional serial presence detect (SPD) function implemented via serial EEPROM using the standard I<sup>2</sup>C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes are utilized by the SO-DIMM manufacturer (swissbit) to identify the module type, the module's organization and several timing parameters. The second 128 bytes are available to the end user.

### Module Configuration

Organization	DDR2 SDRAMs used	Row Addr.	Device Bank Select	Column Addr.	Refresh	Module Bank Select
512M x 72bit	18 x 256M x 8bit (2048Mbit)	15	BA0, BA1, BA2	10	8k	S0#, S1#

### Module Dimensions

in mm

67.60 (long) x 30(high) x 3.80 [max] (thickness)

### Timing Parameters

Part Number	Module Density	Transfer Rate	Clock Cycle/Data bit rate	Latency
SEC04G72C1BC2MT-37R	4096 MB	4.2 GB/s	3.5ns/533MT/s	4-4-4
SEC04G72C1BC2MT-30R	4096 MB	5.3 GB/s	3.0ns/667MT/s	5-5-5

### Pin Name

A0 – A9, A11 – A14	Address Inputs
A10/AP	Address Input / Autoprecharge Bit
BA0 – BA2	Bank Address Inputs
DQ0 – DQ63	Data Input / Output
CB0 – CB7	ECC Check Bits
DM0 – DM8	Input Data Mask
DQS0 – DQS8	Data Strobe, positive line
DQS0# - DQS8#	Data Strobe, negative line (only used when differential data strobe mode is enabled)
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CKE0 – CKE1	Clock Enable
CK0 – CK1	Clock Inputs, positive line

CK0# - CK1#	Clock Inputs, negative line
S0# - S1#	Chip Select
V <sub>DD</sub>	Supply Voltage (1.8V± 0.1V)
V <sub>REF</sub>	Input / Output Reference
V <sub>SS</sub>	Ground
V <sub>DDSPD</sub>	Serial EEPROM Positive Power Supply
SCL	Serial Clock for Presence Detect
SDA	Serial Data Out for Presence Detect
SA0 – SA1	Presence Detect Address Inputs
ODT0 – ODT1	On-Die Termination
NC	No Connection


### Pin Configuration

PIN #	Front Side	PIN #	Back Side	PIN #	Front Side	PIN #	Back Side
1	V <sub>REF</sub>	2	V <sub>SS</sub>	101	A1	102	A0
3	V <sub>SS</sub>	4	DQ4	103	V <sub>DD</sub>	104	V <sub>DD</sub>
5	DQ0	6	DQ5	105	A10/AP	106	BA1
7	DQ1	8	V <sub>SS</sub>	107	BA0	108	RAS#
9	V <sub>SS</sub>	10	DM0	109	WE#	110	S0#
11	DQS0#	12	V <sub>SS</sub>	111	V <sub>DD</sub>	112	V <sub>DD</sub>
13	DQS0	14	DQ6	113	CAS#	114	ODT0
15	V <sub>SS</sub>	16	DQ7	115	S1#	116	A13
17	DQ2	18	V <sub>SS</sub>	117	V <sub>DD</sub>	118	V <sub>DD</sub>
19	DQ3	20	DQ12	119	ODT1	120	NC (S3)
21	V <sub>SS</sub>	22	DQ13	121	V <sub>SS</sub>	122	V <sub>SS</sub>
23	DQ8	24	V <sub>SS</sub>	123	DQ32	124	DQ36
25	DQ9	26	DM1	125	DQ33	126	DQ37
27	V <sub>SS</sub>	28	V <sub>SS</sub>	127	V <sub>SS</sub>	128	V <sub>SS</sub>
29	DQS1#	30	CK0	129	DQS4#	130	DM4
31	DQS1	32	CK0#	131	DQS4	132	V <sub>SS</sub>
33	V <sub>SS</sub>	34	V <sub>SS</sub>	133	V <sub>SS</sub>	134	DQ38
35	DQ10	36	DQ14	135	DQ34	136	DQ39
37	DQ11	38	DQ15	137	DQ35	138	V <sub>SS</sub>
39	V <sub>SS</sub>	40	V <sub>SS</sub>	139	V <sub>SS</sub>	140	DQ44
41	V <sub>SS</sub>	42	V <sub>SS</sub>	141	DQ40	142	DQ45
43	DQ16	44	DQ20	143	DQ41	144	V <sub>SS</sub>
45	DQ17	46	DQ21	145	V <sub>SS</sub>	146	DQS5#
47	V <sub>SS</sub>	48	V <sub>SS</sub>	147	DM5	148	DQS5
49	DQS2#	50	NC (EVENT#)	149	V <sub>SS</sub>	150	V <sub>SS</sub>
51	DQS2	52	DM2	151	DQ42	152	DQ46

PIN #	Front Side	PIN #	Back Side	PIN #	Front Side	PIN #	Back Side
53	V <sub>SS</sub>	54	V <sub>SS</sub>	153	DQ43	154	DQ47
55	DQ18	56	DQ22	155	V <sub>SS</sub>	156	V <sub>SS</sub>
57	DQ19	58	DQ23	157	DQ48	158	DQ52
59	V <sub>SS</sub>	60	V <sub>SS</sub>	159	DQ49	160	DQ53
61	DQ24	62	DQ28	161	V <sub>SS</sub>	162	V <sub>SS</sub>
63	DQ25	64	DQ29	163	NC (TEST)	164	CK1
65	V <sub>SS</sub>	66	V <sub>SS</sub>	165	V <sub>SS</sub>	166	CK1#
67	DM3	68	DQS3#	167	DQS6#	168	V <sub>SS</sub>
69	NC (RESET#)	70	DQS3	169	DQS6	170	DM6
71	V <sub>SS</sub>	72	V <sub>SS</sub>	171	V <sub>SS</sub>	172	V <sub>SS</sub>
73	DQ26	74	DQ30	173	DQ50	174	DQ54
75	DQ27	76	DQ31	175	DQ51	176	DQ55
77	V <sub>SS</sub>	78	V <sub>SS</sub>	177	V <sub>SS</sub>	178	V <sub>SS</sub>
79	CKE0	80	CKE1	179	DQ56	180	DQ60
81	V <sub>DD</sub>	82	V <sub>DD</sub>	181	DQ57	182	DQ61
83	NC (S2#)	84	NC (A15)	183	V <sub>SS</sub>	184	V <sub>SS</sub>
85	BA2	86	A14	185	DM7	186	DQS7#
87	V <sub>DD</sub>	88	V <sub>DD</sub>	187	V <sub>SS</sub>	188	DQS7
89	A12	90	A11	189	DQ58	190	V <sub>SS</sub>
91	A9	92	A7	191	DQ59	192	DQ62
93	A8	94	A6	193	V <sub>SS</sub>	194	DQ63
95	V <sub>DD</sub>	96	V <sub>DD</sub>	195	SDA	196	V <sub>SS</sub>
97	A5	98	A4	197	SCL	198	SA0
99	A3	100	A2	199	VDDSPD	200	SA1

(Sig): Signal in brackets may be routed to the socket connector, but is not used on the module

**FUNCTIONAL BLOCK DIAGRAM 4096MB DDR2 SDRAM SO-CDIMM,  
2 RANKS AND 18 COMPONENTS**



- BA0-BA2 → BA0-BA2: SDRAM D0-D17
- A0-A14 → A0-A14: SDRAM D0-D17
- RAS → RAS: SDRAM D0-D17
- CAS → CAS: SDRAM D0-D17
- WE → WE: SDRAM D0-D17
- ODT0 → ODT: SDRAM D0-D8
- ODT1 → ODT: SDRAM D9-D17
- CKE0 → CKE: SDRAM D0-D8
- CKE1 → CKE: SDRAM D9-D17
- CK0,CK1 → CK: SDRAM D0-D17
- CK0,CK1 → CK: SDRAM D0-D17
- RESET → RESET: SDRAM D0-D17

Notes:

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DQS/ODT/DM/CKE/S relationship must be maintained as shown.
3. DQ, DM, DQS/DQS resistors: Refer to associated topology diagram.
4. Refer to the appropriate clock wiring topology under the DIMM wiring details section of the JEDED document.
5. For each DRAM, a unique ZQ resistor is connected to GND. The ZQ resistor is 240Ω±1%.
6. Refer to associated figure for SPD details.

**MAXIMUM ELECTRICAL DC CHARACTERISTICS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$V_{DD}$	-1.0	2.3	V
I/O Supply Voltage	$V_{DDQ}$	-0.5	2.3	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	-0.5	2.3	V
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5	2.3	V
<b>INPUT LEAKAGE CURRENT</b>				
Any input $0V \leq V_{IN} \leq V_{DD}$ , $V_{REF}$ pin $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = $0V$ )				
	$I_I$			$\mu A$
Command/Address RAS#, CAS#, WE#, S#, CKE		-40	40	
CK, CK#		-20	20	
DM		-5	5	
<b>OUTPUT LEAKAGE CURRENT</b>				
(DQ's and ODT are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )				
	$I_{OZ}$	-5	5	$\mu A$
DQ, DQS, DQS#				
$V_{REF}$ LEAKAGE CURRENT ; $V_{REF}$ is on a valid level	$I_{VREF}$	-16	16	$\mu A$

**DC OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	NOM	MAX	UNITS
Supply Voltage	$V_{DD}$	1.7	1.8	1.9	V
I/O Supply Voltage	$V_{DDQ}$	1.7	1.8	1.9	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	1.7	1.8	1.9	V
I/O Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.50 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V
I/O Termination Voltage (system)	$V_{TT}$	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$	V
Input High (Logic 1) Voltage	$V_{IH(DC)}$	$V_{REF} + 0.125$		$V_{DDQ} + 0.3$	V
Input Low (Logic 0) Voltage	$V_{IL(DC)}$	-0.3		$V_{REF} - 0.125$	V

**AC INPUT OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage	$V_{IH(AC)}$	$V_{REF} + 0.25$	-	V
Input Low (Logic 0) Voltage	$V_{IL(AC)}$	-	$V_{REF} - 0.25$	V

**CAPACITANCE**

At DDR2 data rates, it is recommended to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

**I<sub>DD</sub> Specifications and Conditions**

(0°C ≤ T<sub>CASE</sub> ≤ + 85°C; V<sub>DDQ</sub> = +1.8V ± 0.1V, V<sub>DD</sub> = +1.8V ± 0.1V)

Parameter & Test Condition	Symbol	5300-555	4200-444	Unit	
<b>OPERATING CURRENT *) :</b> One device bank Active-Precharge; t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; DQ inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I <sub>DD0</sub>	648	624	mA	
<b>OPERATING CURRENT *) :</b> One device bank; Active-Read-Precharge; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MIN (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address inputs changing once every two clock cycles; Data Pattern is same as I <sub>DD4W</sub>	I <sub>DD1</sub>	696	656	mA	
<b>PRECHARGE POWER-DOWN CURRENT:</b> All device banks idle; Power-down mode; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	I <sub>DD2P</sub>	192	192	mA	
<b>PRECHARGE QUIET STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	I <sub>DD2Q</sub>	672	624	mA	
<b>PRECHARGE STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD2N</sub>	736	672	mA	
<b>ACTIVE POWER-DOWN CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	Fast PDN Exit MR[12] = 0	I <sub>DD3P</sub>	256	480	mA
	Slow PDN Exit MR[12] = 1		256	160	mA
<b>ACTIVE STANDBY CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD3N</sub>	800	720	mA	

Parameter & Test Condition	Symbol	5300-555	4200-444	Unit
<b>OPERATING READ CURRENT:</b> All device banks open, Continuous burst reads; One module rank active; $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL(I_{DD})$ , $AL = 0$ ; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS} MAX(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; $CKE$ is HIGH, $CS\#$ is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	$I_{DD4R}$	1056	936	mA
<b>OPERATING WRITE CURRENT:</b> All device banks open, Continuous burst writes; One module rank active; $BL = 4$ , $CL = CL(I_{DD})$ , $AL = 0$ ; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS} MAX(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; $CKE$ is HIGH, $CS\#$ is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	$I_{DD4W}$	976	896	mA
<b>BURST REFRESH CURRENT:</b> $t_{CK} = t_{CK}(I_{DD})$ ; refresh command at every $t_{RFC}(I_{DD})$ interval, $CKE$ is HIGH, $CS\#$ is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	$I_{DD5}$	2400	2240	mA
<b>SELF REFRESH CURRENT:</b> $CK$ and $CK\#$ at 0V; $CKE \leq 0.2V$ ; All other Control and Address bus inputs are floating at $V_{REF}$ ; DQ's are floating at $V_{REF}$	$I_{DD6}$	192	192	mA
<b>OPERATING CURRENT*):</b> Four device bank interleaving READS, $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL(I_{DD})$ , $AL = t_{RCD}(I_{DD}) - 1 \times t_{CK}(I_{DD})$ ; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RRD} = t_{RRD}(I_{DD})$ , $t_{RCD} = t_{RCD}(I_{DD})$ ; $CKE$ is HIGH, $CS\#$ is HIGH between valid commands; Address bus inputs are not changing during DESELECT; DQ inputs changing once per clock cycle	$I_{DD7}$	1536	1376	mA

**TIMING VALUES USED FOR  $I_{DD}$  MEASUREMENT**

SYMBOL	5300-5-5-5	4200-4-4-4	Unit
$CL(I_{DD})$	5	4	$t_{CK}$
$t_{RCD}(I_{DD})$	15	15	ns
$t_{RC}(I_{DD})$	60	60	ns
$t_{RRD}(I_{DD})$	7.5	7.5	ns
$t_{CK}(I_{DD})$	3.0	3.75	ns
$t_{RAS} MIN(I_{DD})$	45	45	ns
$t_{RAS} MAX(I_{DD})$	70'000	70'000	ns
$t_{RP}(I_{DD})$	15	15	ns
$t_{RFC}(I_{DD})$	195	195	ns



**DDR2 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(0°C ≤ T<sub>CASE</sub> ≤ + 85°C; V<sub>DDQ</sub> = +1.8V ± 0.1V, V<sub>DD</sub> = +1.8V ± 0.1V)

AC CHARACTERISTICS			5300-5-5-5		4200-4-4-4		Unit
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	
Clock cycle time	CL = 6	t <sub>CK (6)</sub>	-	-	-	-	ns
	CL = 5	t <sub>CK (5)</sub>	3.0	8.0	-	-	ns
	CL = 4	t <sub>CK (4)</sub>	3.75	8.0	3.75	8.0	ns
	CL = 3	t <sub>CK (3)</sub>	5.0	8.0	5.0	8.0	ns
CK high-level width		t <sub>CH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>
CK low-level width		t <sub>CL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>
Half clock period		t <sub>HP</sub>	min (t <sub>CH</sub> , t <sub>CL</sub> )	-	min (t <sub>CH</sub> , t <sub>CL</sub> )	-	ps
Access window (output) of DQ <sub>s</sub> from CK/CK#		t <sub>AC</sub>	-0.45	+0.45	-0.50	+0.50	ns
Data-out high-impedance window from CK/CK#		t <sub>HZ</sub>	-	+0.45 (= t <sub>AC</sub> max)	-	+0.50 (= t <sub>AC</sub> max)	ns
Data-out low-impedance window from CK/CK#		t <sub>LZ</sub>	-0.45 (= t <sub>AC</sub> min)	+0.45 (= t <sub>AC</sub> max)	-0.50 (= t <sub>AC</sub> min)	+0.50 (= t <sub>AC</sub> max)	ns
DQ and DM input setup time relative to DQS		t <sub>DS</sub>	0.10	-	0.10	-	ns
DQ and DM input hold time relative to DQS		t <sub>DH</sub>	0.30	-	0.35	-	ns
DQ and DM input pulse width ( for each input )		t <sub>DIPW</sub>	0.35	-	0.35	-	t <sub>CK</sub>
Data hold skew factor		t <sub>QHS</sub>	-	0.34	-	0.4	ns
DQ-DQS hold, DQS to first DQ to go non-valid, per access		t <sub>QH</sub>	t <sub>HP</sub> - t <sub>QHS</sub>	-	t <sub>HP</sub> - t <sub>QHS</sub>	-	ns
Data valid output window		t <sub>DVW</sub>	t <sub>QH</sub> - t <sub>DQSQ</sub>	-	t <sub>QH</sub> - t <sub>DQSQ</sub>	-	ns
DQS input high pulse width		t <sub>DQSH</sub>	0.35	-	0.35	-	t <sub>CK</sub>
DQS input low pulse width		t <sub>DQSL</sub>	0.35	-	0.35	-	t <sub>CK</sub>
DQS falling edge to CK rising - setup time		t <sub>DSS</sub>	0.2	-	0.2	-	t <sub>CK</sub>
DQS falling edge from CK rising - hold time		t <sub>DSH</sub>	0.2	-	0.2	-	t <sub>CK</sub>
DQS -DQ skew, DQS to last DQ valid, per group, per access		t <sub>DQSQ</sub>	-	0.24	-	0.30	ns
DQS read preamble		t <sub>RPRE</sub>	0.9	1.1	0.9	1.1	t <sub>CK</sub>
DQS read postamble		t <sub>RPST</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>
DQS write preamble		t <sub>WPRE</sub>	0.35	-	0.25	-	t <sub>CK</sub>
DQS write preamble setup time		t <sub>WPRES</sub>	0	-	0	-	ns
DQS write postamble		t <sub>WPST</sub>	0.4	0.6	0.4	0.6	t <sub>CK</sub>
Positive DQS latching edge to associated clock edge		t <sub>DQSS</sub>	- 0.25	+ 0.25	- 0.25	+ 0.25	t <sub>CK</sub>
Write command to first DQS latching transition			WL- t <sub>DQSS</sub>	WL+ t <sub>DQSS</sub>	WL- t <sub>DQSS</sub>	WL+ t <sub>DQSS</sub>	t <sub>CK</sub>
Address and control input pulse width ( for each input )		t <sub>IPW</sub>	0.6	-	0.6	-	t <sub>CK</sub>
Address and control input setup time		t <sub>ISa</sub>	0.4	-	0.5	-	ns

**DDR2 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**

(0°C ≤ T<sub>CASE</sub> ≤ +85°C; V<sub>DDQ</sub> = +1.8V ± 0.1V, V<sub>DD</sub> = +1.8V ± 0.1V)

AC CHARACTERISTICS		5300-5-5-5		4200-4-4-4		Unit
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
Address and control input hold time	t <sub>IH</sub>	0.4	-	0.5	-	ns
CAS# to CAS# command delay	t <sub>CCD</sub>	2	-	2	-	t <sub>CK</sub>
ACTIVE to ACTIVE (same bank) command period	t <sub>RC</sub>	60	-	60	-	ns
ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	7.5	-	7.5	-	ns
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	15	-	15	-	ns
Four bank Activate period	t <sub>FAW</sub>	37.5	-	37.5	-	ns
ACTIVE to PRECHARGE command	t <sub>RAS</sub>	40	70'000	40	70'000	ns
Internal READ to precharge command delay	t <sub>RTP</sub>	7.5	-	7.5	-	ns
Write recovery time	t <sub>WR</sub>	15	-	15	-	ns
Auto precharge write recovery + precharge time	t <sub>DAL</sub>	t <sub>WR</sub> + t <sub>RP</sub>	-	t <sub>WR</sub> + t <sub>RP</sub>	-	ns
Internal WRITE to READ command delay	t <sub>WTR</sub>	7.5	-	7.5	-	ns
PRECHARGE command period	t <sub>RP</sub>	15	-	15	-	ns
PRECHARGE ALL command period	t <sub>RPA</sub>	t <sub>RP</sub> + t <sub>CK</sub>	-	t <sub>RP</sub> + t <sub>CK</sub>	-	ns
LOAD MODE command cycle time	t <sub>MRD</sub>	2	-	2	-	t <sub>CK</sub>
CKE low to CK, CK# uncertainty	t <sub>DELAY</sub>	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>CK</sub>
REFRESH to ACTIVE or REFRESH to REFRESH command interval	t <sub>RFC</sub>	195	70'000	195	70'000	ns
Average periodic refresh interval (0°C ≤ T <sub>CASE</sub> ≤ 85 °C)	t <sub>REFI</sub>	-	7.8	-	7.8	μs
(85°C ≤ T <sub>CASE</sub> ≤ 95 °C)	t <sub>REFI (IT)</sub>	-	3.9	-	3.9	
Exit SELF REFRESH to non-READ command	t <sub>XSNR</sub>	t <sub>RFC</sub> (min) + 10	-	t <sub>RFC</sub> (min) + 10	-	ns
Exit SELF REFRESH to READ command	t <sub>XSRD</sub>	200	-	200	-	t <sub>CK</sub>
Exit SELF REFRESH timing reference	t <sub>ISXR</sub>	t <sub>IS</sub>	-	t <sub>IS</sub>	-	ps
ODT turn-on delay	t <sub>AOND</sub>	2	2	2	2	t <sub>CK</sub>
ODT turn-on	t <sub>AON</sub>	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 1,000	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 1,000	ps
ODT turn-off delay	t <sub>AOFD</sub>	2.5	2.5	2.5	2.5	t <sub>CK</sub>
ODT turn-off	t <sub>AOF</sub>	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 600	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 600	ps
ODT turn-on (power-down mode)	t <sub>AONPD</sub>	t <sub>AC</sub> (min) + 2,000	2 x t <sub>CK</sub> + t <sub>AC</sub> (max) + 1,000	t <sub>AC</sub> (min) + 2,000	2 x t <sub>CK</sub> + t <sub>AC</sub> (max) + 1,000	ps
ODT turn-off (power-down mode)	t <sub>AOPFD</sub>	t <sub>AC</sub> (min) + 2,000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (max) + 1,000	t <sub>AC</sub> (min) + 2,000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (max) + 1,000	ps
ODT to power-down entry latency	t <sub>ANPD</sub>	3	-	3	-	t <sub>CK</sub>

**DDR2 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**(0°C ≤ T<sub>CASE</sub> ≤ +85°C; V<sub>DDQ</sub> = +1.8V ± 0.1V, V<sub>DD</sub> = +1.8V ± 0.1V)

AC CHARACTERISTICS		5300-5-5-5		4200-4-4-4		Unit
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
ODT power-down exit latency	t <sub>AXPD</sub>	8	-	8	-	t <sub>CK</sub>
ODT enable from MRS command	T <sub>MOD</sub>	12	-	12	-	ns
Exit active power-down to READ command, MR [bit 12 = 0]	t <sub>XARD</sub>	2	-	2	-	t <sub>CK</sub>
Exit active power-down to READ command, MR [bit 12 = 1]	t <sub>XARDS</sub>	7 – AL	-	6 – AL	-	t <sub>CK</sub>
Exit precharge power-down to any non-READ command	t <sub>XP</sub>	2	-	2	-	t <sub>CK</sub>
CKE minimum high/low time	t <sub>CKE</sub>	3	-	3	-	t <sub>CK</sub>


**SERIAL PRESENCE-DETECT MATRIX**

BYTE	DESCRIPTION	5300-5-5-5	4200-4-4-4
0	NUMBER OF SPD BYTES USED	0x80	
1	TOTAL NUMBER OF BYTES IN SPD DEVICE	0x08	
2	FUNDAMENTAL MEMORY TYPE	0x08	
3	NUMBER OF ROW ADDRESSES ON ASSEMBLY	0x0F	
4	NUMBER OF COLUMN ADDRESSES ON ASSEMBLY	0x0A	
5	DIMM HIGHT AND MODULE RANKS	0x61	
6	MODULE DATA WIDTH	0x48	
7	MODULE DATA WIDTH (continued)	0x00	
8	MODULE VOLTAGE INTERFACE LEVELS (V <sub>DDQ</sub> )	0x05	
9	SDRAM CYCLE TIME, (t <sub>CK</sub> ) [max CL] CL = 6 (6400), CL = 5 (5300), CL = 4 (4200)	0x30	0x3D
10	SDRAM ACCESS FROM CLOCK, (t <sub>AC</sub> ) [max CL] CL = 6 (6400), CL = 5 (5300), CL = 4 (4200)	0x45	0x50
11	MODULE CONFIGURATION TYPE	0x02	
12	REFRESH RATE / TYPE	0x82	
13	SDRAM DEVICE WIDTH (PRIMARY SDRAM)	0x08	
14	ERROR- CHECKING SDRAM DATA WIDTH	0x08	
15	MINIMUM CLOCK DELAY, BACK-TO-BACK RANDOM COLUMN ACCESS	0x00	
16	BURST LENGTHS SUPPORTED	0x0C	
17	NUMBER OF BANKS ON SDRAM DEVICE	0x08	
18	CAS LATENCIES SUPPORTED	0x38	0x18
19	MODULE THICKNESS	0x01	
20	DDR2 DIMM TYPE	0x06	
21	SDRAM MODULE ATTRIBUTES	0x04	
22	SDRAM DEVICE ATTRIBUTES: Weak Driver and 50Ω ODT	0x03	0x01
23	SDRAM CYCLE TIME, (t <sub>CK</sub> ) [max CL – 1] CL = 5 (6400), CL = 4 (5300), CL = 3 (4200)	0x3D	0x50
24	SDRAM ACCESS FROM CK, (t <sub>AC</sub> ) [max CL – 1] CL = 5 (6400), CL = 4 (5300), CL = 3 (4200)	0x45	0x50
25	SDRAM CYCLE TIME, (t <sub>CK</sub> ) [max CL – 2] CL = 4 (6400), CL = 3 (5300)	0x50	0x00
26	SDRAM ACCESS FROM CK, (t <sub>AC</sub> ) [max CL – 2] CL = 4 (6400), CL = 3 (5300)	0x45	0x00
27	MINIMUM ROW PRECHARGE TIME, (t <sub>RP</sub> )	0x3C	
28	MINIMUM ROW ACTIVE TO ROW ACTIVE, (t <sub>RRD</sub> )	0x1E	
29	MINIMUM RAS# TO CAS# DELAY, (t <sub>RCD</sub> )	0x3C	
30	MINIMUM RAS# PULSE WIDTH, (t <sub>RAS</sub> )	0x2D	
31	MODULE BANK DENSITY	0x02	

**SERIAL PRESENCE-DETECT MATRIX (continued)**

BYTE	DESCRIPTION	5300-5-5-5	4200-4-4-4
32	ADDRESS AND COMMAND SETUP TIME, (t <sub>ISb</sub> )	0x20	0x25
33	ADDRESS AND COMMAND HOLD TIME, (t <sub>IHb</sub> )	0x27	0x37
34	DATA / DATA MASK INPUT SETUP TIME, (t <sub>DSb</sub> )	0x10	
35	DATA / DATA MASK INPUT HOLD TIME, (t <sub>DHb</sub> )	0x17	0x22
36	WRITE RECOVERY TIME, (t <sub>WR</sub> )	0x3C	
37	WRITE to READ Command Delay, (t <sub>WTR</sub> )	0x1E	
38	READ to PRECHARGE Command Delay, (t <sub>RTP</sub> )	0x1E	
39	Mem Analysis Probe	0x00	
40	Extension for Bytes 41 and 42	0x06	
41	MIN ACTIVE AUTO REFRESH TIME, (t <sub>RC</sub> )	0x3C	
42	MINIMUM AUTO REFRESH TO ACTIVE / AUTO REFRESH COMMAND PERIOD, (t <sub>RFC</sub> )	0x7F	
43	SDRAM DEVICE MAX CYCLE TIME, (t <sub>CKMAX</sub> )	0x80	
44	SDRAM DEVICE MAX DQS-DQ SKEW TIME, (t <sub>DQSQ</sub> )	0x18	0x1E
45	SDRAM DEVICE MAX READ DATA HOLD SKEW FACTOR, (t <sub>QHS</sub> )	0x22	0x28
46	PLL Relock Time	0x0F	
47-61	Optional Features, not supported	0x00	
62	SPD REVISION	0x13	
63	CHECKSUM FOR BYTES 0-62	0x19	0x9B
64-66	MANUFACTURER'S JEDEC ID CODE	0x7F	
67	MANUFACTURER'S JEDEC ID CODE (continued)	0xDA	
68-71	RESERVED	0x00	
72	MANUFACTURING LOCATION	0x01 (Switzerland)   0x02 (Germany)   0x03 (USA)	
73-90	MODULE PART NUMBER (ASCII)	"SEC04G72C1BC2MT-xx"	
91	PCB IDENTIFICATION CODE	x	
92	IDENTIFICATION CODE (continued)	x	
93	YEAR OF MANUFACTURE IN BCD	x	
94	WEEK OF MANUFACTURE IN BCD	x	
95-98	MODULE SERIAL NUMBER	x	
99-127	MANUFACTURER-SPECIFIC DATA (RSVD)	x	
128-255	Open for customer use	0xff	

**Part Number Code**



\* optional / additional information

Revision History		
Revision	Changes	Date
0.9	Preliminary Revision	27.08.2012

PRELIMINARY

**Locations****Swissbit AG**

Industriestrasse 4  
CH – 9552 Bronschhofen  
Switzerland  
Phone: +41 (0)71 913 03 03  
Fax: +41 (0)71 913 03 15

---

**Swissbit Germany GmbH**

Wolfener Strasse 36  
D – 12681 Berlin  
Germany  
Phone: +49 (0)30 93 69 54 – 0  
Fax: +49 (0)30 93 69 54 – 55

---

**Swissbit NA, Inc.**

1117 E Plaza Drive Unit E Suites 105/205  
Eagle, ID 83616  
USA  
Phone: +1 208 258-6254  
Fax: +1 208 938-4525

---

**Swissbit Japan, Inc.**

3F Core Koenji,  
2-1-24 Koenji-Kita, Suginami-Ku,  
Tokyo 166-0002  
Japan  
Phone: +81 3 5356 3511  
Fax: +81 3 5356 3512

---

# CE Declaration of Conformity

We

**Manufacturer:** Swissbit AG  
Industriestrasse 4  
CH-9552 Bronschhofen  
Switzerland

declare under our sole responsibility that the product

**Product Type:** 4GB DDR2 ECC SO-CDIMM  
**Brand Name:** SWISSMEMORY™  
**Product Series:** DDR2 SO-CDIMM  
**Part Number:** SEC04G72C1BC2MT-xxxR

to which this declaration relates is in conformity with the following directives:

**2002/96/EC Category 3 (WEEE)**

following the provisions of Directive

**Restriction of the use of certain hazardous substances 2011/65/EU**

Swissbit AG, April 2013



Manuela Kögel  
Head of Quality Management