

SED1606

Dot Matrix High Duty LCD Driver

- 80-bit High Voltage Resistant Output
- 1/100 to 1/300 in Display Duty
- CMOS High Voltage Resistant Process


DESCRIPTION

The SED1606 is an 80 output segment (column) driver, used to driver large-capacity dot matrix LCD panels with a duty ratio of 1/300 (from 1/100). It is used in conjunction with the SED1670/71/72 common (row) drivers. The SED1606 has a wide range of driving voltages. The maximum voltage V_0 is isolated from V_{DD} to enable the application of any external LCD driving bias voltage from outside to the SED1606. These unique features enable the SED1606 to operate with a wide variety of LCD panels. The SED1606 requires no enable signal to implement an enable chain technology which provides low power dissipation. This offers simpler interface with the LCD controller SED1330F/SED1351F or a microprocessor.

FEATURES

- 80 LCD driving outputs
- Display capacity 640 × 200 × 3 dots when combined with SED1670/71/72
- Wide range of LCD driving voltages 12 to 28V
(Absolute maximum voltage 30V)
- High-speed, low-power data transfer by 4-bit bus enable chain technology
Shift clock 6.5MHz Max.
- Enable auto-transfer function to allow cascade connection and low power dissipation (requiring no enable signal to be furnished by a controller)
- Output shift direction pin selectable
- Ability to adjust offset bias of LCD source from V_{DD}
- Power supply for the logic 2.7V to 5.5V
- Silicon gate CMOS process
- Package SED1606F_{0A}: QFP5-100pin (plastic)
SED1606D_{0A}: Die form (Al pad)
SED1606D_{0B}: Die form (Au bump)


BLOCK DIAGRAM



3364134 0003698 538

SED1606

PIN CONFIGURATION



PIN DESCRIPTION

Pin name	I/O	Function																																																														
SEG0 to SEG79	O	LCD driving segment (column) outputs. Each output changes at the falling edge of LP.																																																														
D0 to D3	I	Display data inputs.																																																														
XSCL	I	Shift clock of display data (falling edge trigger).																																																														
LP	I	Latch pulse of display data (falling edge trigger).																																																														
EIO1, EIO2	I/O	Enable I/O, which is controlled by SHL input. Output is reset by LP, and automatically falls when 80 bits of data are taken in.																																																														
SHL	I	Shift direction selection and EIO pin I/O control. When data (a, b, c, d)(e, f, g, h).....(w, x, y, z) are input to pins (D3, D2, D1, D0) respectively, the following relation is established between the data and segment outputs:																																																														
		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="12">SEG</th> <th colspan="2">EIO</th> </tr> <tr> <th>79</th><th>78</th><th>77</th><th>76</th><th>75</th><th>74</th><th>73</th><th>72</th><th>....</th><th>3</th><th>2</th><th>1</th><th>0</th><th>1</th><th>2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a</td><td>b</td><td>c</td><td>d</td><td>e</td><td>f</td><td>g</td><td>h</td><td>....</td><td>w</td><td>x</td><td>y</td><td>z</td><td>Output</td><td>Input</td> </tr> <tr> <td>H</td> <td>z</td><td>y</td><td>x</td><td>w</td><td>v</td><td>u</td><td>t</td><td>s</td><td>....</td><td>d</td><td>c</td><td>b</td><td>a</td><td>Input</td><td>Output</td> </tr> </tbody> </table>	SHL	SEG												EIO		79	78	77	76	75	74	73	72	3	2	1	0	1	2	L	a	b	c	d	e	f	g	h	w	x	y	z	Output	Input	H	z	y	x	w	v	u	t	s	d	c	b	a	Input	Output
SHL	SEG												EIO																																																			
	79	78	77	76	75	74	73	72	3	2	1	0	1	2																																																	
L	a	b	c	d	e	f	g	h	w	x	y	z	Output	Input																																																	
H	z	y	x	w	v	u	t	s	d	c	b	a	Input	Output																																																	
FR	I	Input for AC comersion of LCD driving outputs.																																																														
V _{DD} , V _{SS}	Power supplies	Logic circuit power. V _{DD} : 0V (GND) V _{SS} : -5.0V																																																														
V ₀ , V ₂ , V ₃ , V ₅	Power supplies	LCD driving power. V ₅ : -12 to -28V V _{DD} ≥ V ₀ ≥ V ₂ ≥ V ₃ ≥ V ₅																																																														

■ 3364134 0003699 474 ■

ABSOLUTE MAXIMUM RATINGS

(V_{DD}=0V)

Rating	Symbol	Value	Unit
Supply voltage (1)	V _{SS}	-7.0 to +0.3	V
Supply voltage (2)	V ₅	-30.0 to +0.3	V
Supply voltage (3)	V ₀ , V ₂ , V ₃ *	V ₅ -0.3 to +0.3	V
Input voltage (1)	V _I	V _{SS} -0.3 to +0.3	V
Output voltage (1)	V _O	V _{SS} -0.3 to +0.3	V
Output current (1)	I _O	20	mA
Output current (2)	I _O SEG	20	mA
Allowable power dissipation	P _D	300	mW
Operating temperature	T _{opr}	-20 to +85	°C
Storage temperature	T _{stg}	-65 to +150	°C
Soldering temperature-time	T _{sol}	260°C, 10s (at lead)	—

*V₀, V₂ and V₃ must always satisfy the condition: V_{DD} ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅

ELECTRICAL CHARACTERISTICS

DC Characteristics

(Unless otherwise specified, V_{DD}=V₀=0V, V_{SS}=-5.0V±10%, and T_a=-40 to 85°C)


Characteristic	Symbol	Condition	Pin	Min.	Typ.	Max.	Unit
Operating voltage (1)	V _{SS}		V _{SS}	-5.5	-5.0	-2.7	V
Recommended operating voltage	V ₅		V ₅	-28.0	—	-12.0	V
Minimum operating voltage						-8.0	V
Operating voltage (2)	—	Recommended value	V ₀	-2.5	—	0	V
Operating voltage (3)	V ₂	Recommended value	V ₂	3/9·V ₅	—	V ₀	V
Operating voltage (4)	V ₃	Recommended value	V ₃	V ₅	—	6/9·V ₅	V
"H" input voltage	V _{IH}		EIO1, EIO2, XSCL, LP, D0 to D3, FR, SHL	0.2V _{SS}	—	—	V
"L" input voltage	V _{IL}			—	—	0.8V _{SS}	V
"H" output voltage	V _{OH}	I _{OH} =-0.6mA	EIO1, EIO2	-0.4	—	—	V
"L" output voltage	V _{OL}	I _{OL} =0.6mA		—	—	V _{SS} +0.4	V
Input leakage current	I _{LI}	V _{SS} ≤ V _I ≤ 0V	D0 to D3, XSCL, LP, SHL, FR	—	—	2.0	μA
	I _{L/VO}	V _{SS} ≤ V _I ≤ 0V	EIO1, EIO2	—	—	5.0	μA
Stand-by current	I _{DDS}	V ₅ =-12.0 to -28.0V V _{IH} =V _{DD} , V _{IL} =V _{SS}	V _{DD}	—	—	25	μA
Output resistance	R _{SEG}	ΔVon = 0.5V V ₅	SEG0 to SEG79	—	1.2	1.6	kΩ
Current dissipation (1)	I _{SSO1}	V _{SS} =-5.0V, V _{IH} =V _{DD} , V _{IL} =V _{SS} , f _{XSCL} =2.69MHz f _{LP} =16.8kHz, Frame period=70Hz Input data: Inverted bit by bit No-load	V _{SS}	—	100	200	μA
Current dissipation (2)	I _{SSO2}	V _{SS} =-5.0V, V ₂ =-9.3V V ₃ =-18.6V, V ₅ =-28.0V All other conditions are same as I _{SSO1} .	V ₅	—	50	80	μA
Input capacitance	C _I	T _a =25°C	D0 to D3, XSCL LP, FR, SHL	—	—	8.0	pF
	C _{I/O}		EIO1, EIO2	—	—	15.0	pF

3364134 0003700 T16

SED1606

● AC Electrical Characteristics

○ Input timing characteristics



($V_{DD}=0V$, $V_{SS}=-5.0V \pm 0.5V$, $T_a=-40$ to $85^\circ C$)

Parameter	Symbol	Condition	Min.	Typ.	Unit
XSCL period	t_c	—	100	—	ns
XSCL "H" pulsewidth	t_{WCH}	—	30	—	ns
XSCL "L" pulsewidth	t_{WCL}	—	30	—	ns
Data setup time	t_{DS}	—	20	—	ns
Data hold time	t_{DH}	—	10	—	ns
XSCL-rise to LP-rise time	t_{LD}	—	0	—	ns
LP-fall to XSCL-fall time	t_{LH}	—	40	—	ns
LP "H" pulsewidth	t_{WLH}	*3	40	—	ns
Allowable FR delay time	t_{DF}	—	-900	+900	ns
EIO setup time	t_{SUE}	—	35	—	ns

($V_{DD}=0V$, $V_{SS}=-4.5V$ to $-2.7V$, $T_a=-40$ to $85^\circ C$)

Parameter	Symbol	Condition	Min.	Typ.	Unit
XSCL period	t_c	$V_{SS}=-2.7V$ *1	153	—	ns
		$V_{SS}=-3.0V$ *2	153	—	
XSCL "H" pulsewidth	t_{WCH}	—	50	—	ns
XSCL "L" pulsewidth	t_{WCL}	—	50	—	ns
Data setup time	t_{DS}	—	30	—	ns
Data hold time	t_{DH}	—	15	—	ns
XSCL-rise to LP-rise time	t_{LD}	—	0	—	ns
LP-fall to XSCL-fall time	t_{LH}	$V_{SS}=-2.7V$	75	—	ns
		$V_{SS}=-3.0V$	65	—	
LP "H" pulsewidth	t_{WLH}	$V_{SS}=-2.7V$ *3	75	—	ns
		$V_{SS}=-3.0V$ *3	65	—	
Allowable FR delay time	t_{DF}	—	-900	+900	ns
EIO setup time	t_{SUE}	$V_{SS}=-2.7V$	60	—	ns
		$V_{SS}=-3.0V$	51	—	

*1 Equivalent to 6.5MHz


*2 Equivalent to 7.5MHz

*3 t_{WLH} stipulates the time when LP is "H" and XSCL is "L".

*4 t_r and t_f of input signal are stipulated by unit of 20 ns.

*5 At a high-speed operation, t_r and $t_f = (t_c - (t_{dCL} + t_{SUE})) / 2$

○ Output Timing Characteristics



($V_{DD}=0V$, $V_{SS}=-5.0V \pm 0.5V$, $V_S=-12.0$ to $-28.0V$)

Paramant	Symbol	Condition	Min.	Max.	Unit
EIO reset time	t_{ER}	$C_L=15pF$ (EIO)	—	90	ns
EIO output delay time	t_{DCL}		—	55	ns
LP to SEG output delay time	t_{LSD}	$C_L=15pF$ (On)	—	200	ns
FR to SEG output delay time	t_{FRSD}		—	400	ns


($V_{DD}=0V$, $V_{SS}=-4.5V$ to $2.7V$, $V_S=-12.0$ to $-28.0V$)

Paramant	Symbol	Condition	Min.	Max.	Unit	
EIO reset time	t_{ER}	$C_L=15pF$ (EIO)	—	150	ns	
EIO output delay time	t_{DCL}		$V_{SS}=-2.7V$	—	88	ns
			$V_{SS}=-3.0V$	—	77	ns
LP to SEG output delay time	t_{LSD}	$C_L=100pF$ (On)	—	400	ns	
FR to SEG output delay time	t_{FRSD}		—	800	ns	

*1 t_r and t_f of input signal are stipulated by unit of 20ns.

*2 At a high-speed operation, t_r and $t_f=(t_c-(t_{DCL}+t_{SUE}))/2$

■ PACKAGE DIMENSIONS




3364134 0003702 899

SED1606

■ PAD LAYOUT/PAD COORDINATES

● SED1606D_{0A}




PAD COORDINATES			PAD COORDINATES		
No.	Name	Y	No.	Name	Y
1	SEG0	-2461	35	SEG34	-881
2	SEG1	-2281	36	SEG35	-721
3	SEG2	-2099	37	SEG36	-561
4	SEG3	-1886	38	SEG37	-401
5	SEG4	-1709	39	SEG38	-241
6	SEG5	-1538	40	SEG39	-81
7	SEG6	-1365	41	SEG40	79
8	SEG7	-1203	42	SEG41	239
9	SEG8	-1040	43	SEG42	399
10	SEG9	-880	44	SEG43	559
11	SEG10	-720	45	SEG44	719
12	SEG11	-560	46	SEG45	879
13	SEG12	-400	47	SEG46	1039
14	SEG13	-240	48	SEG47	1204
15	SEG14	-80	49	SEG48	1372
16	SEG15	80	50	SEG49	1546
17	SEG16	240	51	SEG50	1586
18	SEG17	400	52	SEG51	2261
19	SEG18	560	53	SEG52	2069
20	SEG19	720	54	SEG53	1885
21	SEG20	880	55	SEG54	1709
22	SEG21	1040	56	SEG55	1538
23	SEG22	1203	57	SEG56	1366
24	SEG23	1366	58	SEG57	1203
25	SEG24	1538	59	SEG58	1040
26	SEG25	1709	60	SEG59	880
27	SEG26	1885	61	SEG60	720
28	SEG27	2069	62	SEG61	560
29	SEG28	2261	63	SEG62	400
30	SEG29	2461	64	SEG63	240
31	SEG30	2632	65	SEG64	80
32	SEG31	2632	66	SEG65	-80
33	SEG32	2632	67	SEG66	-240
34	SEG33	2632	68	SEG67	-400

PAD COORDINATES			PAD COORDINATES		
No.	Name	Y	No.	Name	Y
69	SEG68	-960	99	V _{ss}	79
70	SEG69	-880	100	EIO1	-2632
71	SEG70	-800			
72	SEG71	-1040			
73	SEG72	-1203			
74	SEG73	-1366			
75	SEG74	-1538			
76	SEG75	-1709			
77	SEG76	-1885			
78	SEG77	-2069			
79	SEG78	-2261			
80	SEG79	-2461			
81	EIO2	-2632			
82	D0	1204			
83	D1	1204			
84	D2	1039			
85	D3	879			
86	(D4)	719			
87	(D5)	559			
88	(D6)	399			
89	(D7)	239			
90	V _{cc}	79			
91	V _{ss}	-81			
92	V ₀	-241			
93	V2	-401			
94	V3	-561			
95	V4	-721			
96	SHL	-881			
97	XSCL	-1041			
98	LP	-1206			
99	FR	-1374			
100	EIO1	-1546			

Unit: μm

● SED1606D_{0B}




PAD Actual dimensions			PAD Actual dimensions		
No.	Name	Y	No.	Name	Y
1	O0	-2227	35	O34	2622
2	O1	-2074	36	O35	-871
3	O2	-1920	37	O36	-554
4	O3	-1766	38	O37	-396
5	O4	-1612	39	O38	-238
6	O5	-1459	40	O39	-79
7	O6	-1305	41	O40	79
8	O7	-1152	42	O41	238
9	O8	-998	43	O42	396
10	O9	-845	44	O43	554
11	O10	-691	45	O44	713
12	O11	-537	46	O45	871
13	O12	-384	47	O46	1030
14	O13	-230	48	O47	1188
15	O14	-76	49	O48	1346
16	O15	77	50	O49	1578
17	O16	231	51	O50	2227
18	O17	384	52	O51	2074
19	O18	538	53	O52	1920
20	O19	692	54	O53	1766
21	O20	845	55	O54	1612
22	O21	999	56	O55	1459
23	O22	1152	57	O56	1305
24	O23	1306	58	O57	1152
25	O24	1460	59	O58	996
26	O25	1613	60	O59	845
27	O26	1767	61	O60	691
28	O27	1921	62	O61	538
29	O28	2074	63	O62	384
30	O29	2228	64	O63	230
31	O30	2381	65	O64	77
32	O31	2522	66	O65	-77
33	O32	2622	67	O66	-230
34	O33	2622	68	O67	-384

PAD Actual dimensions			PAD Actual dimensions		
No.	Name	Y	No.	Name	Y
69	O68	-538	99	V _{cc}	79
70	O69	-691	100	EIO1	-2632
71	O70	-845			
72	O71	-998			
73	O72	-1152			
74	O73	-1305			
75	O74	-1459			
76	O75	-1613			
77	O76	-1766			
78	O77	-1920			
79	O78	-2074			
80	O79	-2227			
81	EIO2	-2381			
82	D0	-2622			
83	D1	1193			
84	D2	1039			
85	D3	886			
86		732			
87		578			
88		425			
89		271			
90		106			
91	V _{ss}	-58			
92	V ₀	-223			
93	V2	-386			
94	V3	-553			
95	V5	-716			
96	SHL	-886			
97	XSCL	-1058			
98	LP	-1193			
99	FR	-1346			
100	EIO1	-1578			

Unit: μm

■ LCD PANEL CONNECTION EXAMPLE (SED1606F)



3364134 0003703 725