



SEFM8N18
SEFMN820
SEFP8N18
SEFP8N20

N-CHANNEL POWER MOS TRANSISTORS

HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cell silicon gate N-Channel enhancement mode Power-Mos field effect transistors.


V _{DSS}	R _{DS (ON)}	I _D
180V/200V	0.4 Ω	8 A

ABSOLUTE MAXIMUM RATINGS

		SEFM or SEFP	
		8N18	8N20
V _{DS}	Drain-source voltage (V _{GS} = 0)	180V	200V
V _{DGR}	Drain-gate voltage (R _{GS} = 20KΩ)	180V	200V
V _{GS}	Gate-source voltage	±20V	
I _D	Drain current (continuous) T _{case} = 25°C	8A	
I _{DM} (*)	Drain current (pulsed)	25A	
I _{GM}	Gate current (pulsed)	1.5A	
P _{tot}	Total power dissipation at T _{case} = 25°C	75W	
	Derating factor	0.6W/°C	
T _{stg}	Storage temperature	-65 to 150°C	
T _J	Max. operating junction temperature	150°C	


(*) Pulse width limited by safe operating area

INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm





SEFMN820
SEFP8N18
SEFP8N20

THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max.	1.67°C/W
T_L	Maximum lead temperature for soldering purpose		275°C

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ C$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 5\text{ mA}$ $V_{GS} = 0$ for SEFM8N18/SEFP8N18 for SEFM8N20/SEFP8N20	180 200			V V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 0.85$ Rated V_{DSS} $T_j = 100^\circ C$			250 2.5	μA mA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			500	nA

ON*

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 1\text{ m A}$ $T_j = 100^\circ C$	2 1.5		4.5 4.0	V V
$R_{DS\ (on)}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$ $I_D = 4\text{ A}$		0.27	0.4	Ω
$V_{DS\ (on)}$	Drain-source On voltage	$V_{GS} = 10\text{ V}$ $I_D = 8\text{ A}$ $V_{GS} = 10\text{ V}$ $I_D = 4\text{ A}$ $T_j = 100^\circ C$			4 3.2	V V
g_{fs}	Forward transconductance	$V_{DS} = 15\text{ V}$ $I_D = 4\text{ A}$	3			mho

DYNAMIC

C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$ $V_{GS} = 0$		980	1200	pF
C_{oss}	Output capacitance			200	260	pF
C_{rss}	Reverse transfer capacitance			80	100	pF



ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

SWITCHING

$t_{d(on)}$	Turn-on delay time	$V_{CC} = 25\text{ V}$ $I_D = 0.5 \text{ Rated } I_D$ $R_{GS} = 50\ \Omega$ $R_L = 50\ \Omega$ (see test circuit)		40	ns
t_r	Rise time			150	ns
$t_{d(off)}$	Turn-off delay time			100	ns
t_f	Fall time		100	ns	

SOURCE DRAIN DIODE


V_{SD}	Forward on voltage	$I_{SD} = \text{Rated } I_D$ $V_{GS} = 0$		2.0	V
t_{on}	Forward Turn-on time			250	ns
t_{rr}	Reverse recovery time			325	ns

* Pulsed: pulse duration $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$

For typical curves, and clamping inductive load, gate charge, body drain diode t_{rr} measurement test circuits see SGSP363 Datasheet.

SWITCHING TIMES RESISTIVE LOAD

Test circuit



Pulse width $\leq 100\ \mu\text{s}$
Duty cycle $\leq 2\%$
 $V_i = 10\text{V}$

Waveforms

