

High Performance Primary Side Regulation (PSR) CV/CC Controller

FEATURES

- ♦ Multi-Mode Control
- Max. Frequency Clamping to Limit Power MOSFET Vds Spike @ Output Short Circuit
- ♦ Low Standby Power Under 70mW, Easily to Pass Energy Star EPS2.0
- **♦** Audio Noise Free Operation
- Primary Side Regulation (PSR) without TL431 and Opto-Coupler
- ♦ ± 5% Constant Current (CC) and Constant Voltage (CV) Regulation at Universal AC Input
- ◆ Proprietary Cable Voltage Drop Compensation in CV Mode
- ♦ Compensate for Line Voltage Variation and Transformer Inductance Tolerances
- Built-in Control Loop Compensation in CV Mode
- **♦** Pin Floating Protection
- **♦** Cycle-by-Cycle Current Limiting
- ◆ Built-in Leading Edge Blanking (LEB)
- **♦** Built-in Soft Start
- Output Over Voltage Protection
- ◆ VDD OVP & Clamp
- VDD Under Voltage Lockout (UVLO)

APPLICATIONS

- ♦ Battery chargers for cellular phones, cordless phones, PDA, digital cameras, etc
- ♦ Replaces linear transformer and RCC SMPS
- ♦ AC/DC LED lighting

GENERAL DESCRIPTION

SF5920S is a high performance, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) controller for offline small power converter applications. The IC can provide very tight output voltage regulation (CV), in addition to output current control (CC) ideal for charging applications.

SF5920S uses *Multi Mode Control* to improve efficiency and reliability and to decrease audio noise energy @ light loadings. Around the full load, the system operates in PWM+PFM mode, which improve the system reliability. Under light load conditions, the IC operates in PFM mode to achieve excellent regulation and high efficiency, and to achieve less than 70mW standby power.


SF5920S also integrates the function of "Max. Frequency Clamping @ Output Short Circuit" to limits power MOSFET Vds spike when output short circuits occurs.

SF5920S has Error Amplifier (EA) CV with built-in loop compensation network for CV control, which eliminates external compensation circuitry. It has built-in cable drop compensation function, which can provide excellent CV performance. The IC also has built-in soft start function to soften the stress on the MOSFET during power on period.

SF5920S integrates functions and protections of Under Voltage Lockout (UVLO), VDD Over Voltage Protection (VDD OVP), Output Over Voltage Protection (Output OVP), Soft Start, Cycle-by-cycle Current Limiting (OCP), Pin Floating Protection, Gate Clamping, VDD Clamping.


SF5920S is available in SOT23-5 package.

TYPICAL APPLICATION






Pin Configuration



Ordering Information

| Part Number | Top Mark | Pacl | kage | X | Tape & Reel |
|-------------|----------|---------|-------|---|-------------|
| SF5920SMGT | .0SYWW | SOT23-5 | Green | |) Yes |

Marking Information



Pin Description


| Pin Num | Pin Name | I/O | Description |
|---------|---------------|-------------------------|---|
| 1 | GND | P | Ground |
| 2 | GATE | 0 | √otem-pole gate driver output to drive the external MOSFET. |
| 3 | CS 🔨 | I | Current sense pin. |
| 4 | FB | $\overline{\mathbf{V}}$ | System feedback pin. This control input regulates both the output voltage |
| | \sim \sim | | in CV mode and output current in CC mode based on the flyback voltage |
| | Y | | of the auxiliary winding. |
| 5 | VDD′ | Р | IC power supply pin. |

Comparison between SF5920S and SF5920

| Parameter or Function | SF5920 | SF5920S |
|--|-----------------|---|
| Multi-Mode Operation | No | Yes |
| Standby Power | <30mW | <70mW |
| Max. Frequency Clamping @ Output Short Circuit | No | Yes |
| Recommended Application | >4W application | <15W application, including charger, small power LED lighting |



Block Diagram



Absolute Maximum Ratings (Note 1)

| Absolute maximum (tatings inote 1) | | | | | |
|--|------------|------|--|--|--|
| Parameter Parameter | Value | Unit | | | |
| VDD DC Supply Voltage | 35 | V | | | |
| VDD DC Clamp Current | 10 | mA | | | |
| GATE pin | 20 | V | | | |
| FB, CS voltage range | -0.3 to 7 | V | | | |
| Package Thermal Resistance (SOT-23-5) | 300 | °C/W | | | |
| Maximum Junction Temperature | 150 | °C | | | |
| Operating Temperature Range | -40 to 85 | °C | | | |
| Storage Temperature Range | -65 to 150 | °C | | | |
| Lead Temperature (Soldering, 10sec.) | 260 | °C | | | |
| ESD Capability, HBM (Human Body Model) | 3 | kV | | | |
| ESD Capability, MM (Machine Model) | 250 | V | | | |

Recommended Operation Conditions (Note 2)

| Parameter | Value | Unit |
|-------------------------------|-----------|------|
| Supply Voltage, VDD | 10 to 30 | V |
| Operating Ambient Temperature | -40 to 85 | °C |



ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C, VDD=16V, if not otherwise noted)$


| | 6V, if not otherwise noted | | n.e. | - | | T | |
|---------------------------|------------------------------------|--|------|----------|-------------|---------------------------------------|--|
| Symbol | Parameter | Test Conditions | Min | Тур | Max | Unit | |
| Supply Voltage | | | 1 | 1 | 1 | T - | |
| I_Startup | VDD Start up Current | VDD =UVLO(ON)-1V, | | 2 | 20 | uA | |
| | | Measure current into VDD | | <u> </u> | | <u> </u> | |
| I_VDD_Op | Operation Current | V _{FB} =3V,CL=0.5nF, VDD=20V | | 1 | 1.5 | mA | |
| UVLO(ON) | VDD Under Voltage | | 14 | 15.5 | 16.5 | V | |
| | Lockout Exit (Startup) | | | | | | |
| UVLO(OFF) | VDD Under Voltage Lockout Enter | | 8.5 | 9.5 | 10.5 | V | |
| VDD OVP | VDD Over Voltage | | 31 | 33 | 35 | V | |
| VDD_0 VI | Protection trigger | | 31 | 33 | 33 | | |
| V _{DD} _Clamp | VDD Zener Clamp | $I(V_{DD}) = 7 \text{ mA}$ | 33 | 35 | 37 | V | |
| VDD_Clamp | Voltage | (VDD) - VIIIA | 33 | 33 | 37 | | |
| T_Softstart | Soft Start Time | | | 2 | | mSec | |
| _ | Section(FB Pin) | <u> </u> | I | - | \ \ | 111000 | |
| V _{FB} _EA_Ref | Internal Error | | 1.98 | 2.0 | 2.02 | V | |
| v FB_∟∧_N€I | Amplifier(EA) | | 1.90 | 2.0 | 2.02 | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |
| | reference input | | | \' | | | |
| V _{FB} OVP | Output over voltage | | | 2.4 | | V | |
| VFB_OVF | protection threshold | | | 2.4 | | V | |
| V _{FB} _Short | Output Short Circuit | | | 0.5 | | V | |
| VFB_OHOIT | Threshold | | | 0.5 | | V | |
| F _{Clamp} _Short | Output Short Circuit | | , | 33 | | KHz | |
| I Clamp_OHOIT | Frequency Clamp | V Y | | 33 | | IXI IZ | |
| V _{FB} _DEM | Demagnetization | | | 0.1 | | V | |
| A FR D F IAI | comparator threshold | \wedge \times | | 0.1 | | V | |
| T _{min} _OFF | Minimum OFF time | | | 2 | | uSec | |
| | | > () y | | _ | | | |
| T _{max} _OFF | Maximum OFF time | | | 3 | | mSec | |
| T_{CC}/T_{DEM} | Ratio between | | | 2 | | | |
| - | switching period in | | | 1 | | | |
| | CC mode and | | | 1 | | | |
| | demagnetization time | | | 1 | | | |
| I _{Cable} _max | Max Cable | | | 40 | | uA | |
| | compensation current | | | 1 | | | |
| Current Sense I | nput Section (CS Pin) | | | | | | |
| T_blanking | CS Input Leading | | | 500 | | nSec | |
| | Edge Blanking Time | | | | | | |
| Vth_OC | Current limiting | | 588 | 600 | 612 | mV | |
| _ | threshold | | | 1 | | | |
| T _D OC | Over Current | CL=1nF at GATE, | | 100 | | nSec | |
| | Detection and Control | , | | 1 | | | |
| ~ ^ · Y | Delay | | | | | | |
| Gate Drive Output | | | | | | | |
| VOL | Output Low Level | lo = 20 mA (sink) | | | 1 | V | |
| VOH | Output High Level | lo = 20 mA (source) | 7.5 | 1 | ' | V | |
| VG_Clamp | Output Clamp Voltage | VDD=24V | 7.5 | 16 | | V | |
| v O_Olamp | Level | VDD-27V | | 10 | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |
| Tr | Output Rising Time | CL = 0.5nF | | 700 | | nSec | |
| <u>'_'</u> T f | Output Falling Time | CL = 0.5nF | | 35 | | nSec | |
| <u>'_'</u> | Dutput I alling Tillle | OL -0.0111 | 1 | 100 | l | 11066 | |


Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2. The device is not guaranteed to function outside its operating conditions.





CHARACTERIZATION PLOTS
















OPERATION DESCRIPTION


SF5920S is a high performance, multi mode controlled, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) controller. The built-in high precision CV/CC control with high level protection features make it very suitable for offline small power converter applications.

♦ PSR Technology Introduction

Assuming the system works in DCM mode, the power transfer function is given by

$$P = \frac{\eta}{2} \times L_m \times I_{pk}^2 \times f_S = V_o \times I_o \quad \text{ (Eq.1)}$$

In the equation above, P is output power, Vo and Io are system output voltage and current respectively, η is system power transfer efficiency, Lm is transformer primary inductance, fs is system switching frequency, Ipk is primary peak current in a switching cycle. The following figure illustrates the waveform in a switching cycle.



In the figure shown above, the IC generates a demagnetization signal (DEM) in each switching cycle through auxiliary winding. Tdem is demagnetization time for CV/CC control. In DCM mode, Tdem can be expressed as;

$$\frac{V_o}{L_m} \times T_{dem} = \frac{N_S}{N_P} \times I_{pk}$$
 (Eq.2)

In Eq.2, Np and Ns are primary and secondary winding turns respectively.

Combined with Eq.1 and Eq. 2, the average output current can be expressed as:

$$I_o = \frac{\eta}{2} \times I_{pk} \times \frac{N_P}{N_S} \times f_S \times T_{dem}$$
 (Eq.3)

CC (Constant Current) Control Scheme

From Eq.3, it can be easily seen that there are two ways to implement CC control: one is PFM (Pulse Frequency Modulation), the control scheme is to

keep lpk to be constant, let the product of Ts and Tdem (fs*Tdem) to be a constant. In this way, lo will be a value independent to the variation of Vo, Lm, and line input voltage. Another realization method is PWM duty control, the control scheme is to keep fs to be constant, let the product of Tdem and lpk (Tdem*lpk) to be a constant, in another words, by modulating system duty cycle to realize a constant lo independent to the variation of Vo, Lm and line voltages.

SF5920S adopts PFM for CC control, the product of Ts and Tdem is given by

$$f_S \times T_{dem} = 0.5 \tag{Eq.4}$$

CV (Constant Voltage) Control Scheme


CV control should sample the plateau of auxiliary winding voltage in flyback phase, as shown in Fig.1 The CV control has many implementations, for example, PWM, or PFM, or a combination of both one. In SF5920S, the CV control adopts proprietary multi mode control, as mention below.

♦ Precision CV/CC Performance

In SF5920S, the parameters are trimmed to tight range, which makes the system CC/CV to have less than 5% variation.

Multi Mode Control for High Reliability , High Efficiency, and Audio Noise Free Operation

Conventional pure PFM system may suffer transformer saturation issue when heavy loading. In SF5920S, a proprietary multi mode control is adopted to suppress this issue, as shown in Fig.2.



Around the full load, the system operates in PWM+PFM mode, which improve the system reliability. Under normal to light load conditions, the IC operates in PFM mode to achieve excellent regulation and high efficiency, yet meets the requirement for no-load consumption less than 70mW, as shown in Fig.2



Multi mode control can also reduce audio noise in lighting loadings, compared to conventional pure PFM control.

Startup Current and Startup Control

Startup current of SF5920S is designed to be very low (typically 2uA) so that VDD could be charged up above UVLO(ON) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application.

♦ Operating Current

The operating current in SF5920S is as small as 1mA (typical). The small operating current results in higher efficiency and reduces the VDD hold-up capacitance requirement. Once SF5920S enters very low frequency PFM mode, the operating frequency is reduced to less than 0.4mA, assisting the power supply in meeting power conservation requirements.

♦ Soft Start

SF5920S features an internal 2ms (typical) soft start that slowly increases the threshold of cycle-bycycle current limiting comparator during startup sequence. It reduces the stress on the secondary diode during startup. Every startup process is followed by a soft start activation.

Proprietary Voltage Cable Drop Compensation in CV Mode

When it comes to cellular phone charger applications, the battery is located at the end of cable, which causes typically several percentage of voltage drop on the actual battery voltage. SF5920S has a proprietary built-in cable voltage drop compensation block which can provide a constant output voltage at the end of the cable over the entire load range in CV mode.

◆ Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (500ns, typical), the cycle-by-cycle current limiting comparator is disabled and cannot switch off the gate driver. Thus, external RC filter with a small time constant is enough for current sensing.

Minimum and Maximum OFF Time

In SF5920S, a minimum OFF time (typically 2us) is implemented to suppress ringing when GATE is off. The minimum OFF time is necessary in applications where the transformer has a large leakage inductance, particularly at low output voltages or startup. The maximum OFF time in SF5920S is typically 3ms, which provides a large

range for frequency reduction. In this way, a low standby power of 70mW can be achieved.


♦ Pin Floating Protection

In SF5920S, if pin floating situation occurs, the IC is designed to have no damage to system.

Output OVP(Over Voltage Protection) Output UVP (Under Voltage Protection)

In SF5920S, the output OVP is integrated by plateau sampling the auxiliary winding in flyback phase. The threshold voltage for output OVP is 2.4V, as shown in Fig.3. Output QVP is autorecovery mode protection (mentioned below).

In SF5920S, when sensed FB voltage is below 0.5V, the IC will enter into Under Voltage Protection (UVP) mode, in which the maximum switching frequency is clamped, as shown in Fig.3.



VDD OVP(Over Voltage Protection)

OVP (Over VDD Voltage Protection) implemented in SF5920S and it is a protection of auto-recovery mode.

Clamping (a) Maximum Frequency **Output Short Circuit**

In SF5920S, when FB voltage is below 0.5V, the IC will enter into Under Voltage Protection (UVP) mode, the PFM switching frequency is clamped to 33KHz (typical). This protection is useful for LED short circuit protection. When output is short, the frequency clamping can lower power MOSFET Vds spike and the system reliability can be improved, as shown in Fig.5

In SF5920S, when output short circuit occurs, the IC will limit the switching frequency to 33KHz. In this way, the power MOSFET Vds spike voltage is suppressed greatly.



Vce @ Output Short Circuit





Fig.4

Auto Recovery Mode Protection

As shown in Fig.5, once a fault condition is detected, switching will stop. This will cause VDD to fall because no power is delivered form the auxiliary winding. When VDD falls to UVLO(off) (typical 9.5V), the protection is reset and the

operating current reduces to the startup current, which causes VDD to rise, as shown in Fig.5. However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.



♦ Soft Gate Drive


SF5920S has a soft totem-pole gate driver with optimized EMI performance. An internal 16V clamp is added for MOSFET gate protection at higher than expected VDD input.







PACKAGE MECHANICAL DATA

SOT-23-5L PACKAGE OUTLINE DIMENSIONS







| Symbol | Dimensions In Millimeters | | Dimensions In Inches | | |
|--------|---------------------------|-------|----------------------|-------|--|
| Symbol | Min | Max | Min | Max | |
| Α | 1,050 | 1.250 | 0.041 | 0.049 | |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 | |
| A2 | 1.050 | 1.150 | 0.041 | 0.045 | |
| b | 0.300 | 0.500 | 0.012 | 0.020 | |
| С | 0.100 | 0.200 | 0.004 | 0.008 | |
| D | 2.820 | 3.020 | 0.111 | 0.119 | |
| É | 1.500 | 1.700 | 0.059 | 0.067 | |
| E | 2.650 | 2.950 | 0.104 | 0.116 | |
| е | 0.950 (BSC) | | 0.037 | (BSC) | |
| e1 | 1.800 | 2.000 | 0.071 | 0.079 | |
| L | 0.300 | 0.600 | 0.012 | 0.024 | |
| θ | 0° | 80 | 00 | 80 | |



IMPORTANT NOTICE

SiFirst Technology Nanhai, Ltd (SiFirst) reserves the right to make corrections, modifications, enhancements. improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

SiFirst warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with SiFirst's standard warranty. Testing and other quality control techniques are used to the extent SiFirst deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

SiFirst assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using SiFirst's components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of SiFirst's information in SiFirst's data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. SiFirst is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of SiFirst's products or services with statements different from or beyond the parameters stated by SiFirst for that product or service voids all express and any implied warranties for the associated SiFirst's product or service and is an unfair and deceptive business practice. SiFirst is not responsible or liable for any such statements.

SiFirst's products are neither designed nor intended for use in military applications. SiFirst will not be held liable for any damages or claims resulting from the use of its products in military applications.

SiFirst's products are not designed to be used as components in devices intended to support or sustain human life. SiFirst will not be held liable for any damages or claims resulting from the use of its products in medical applications.

