

High Precision Primary Side Regulation (PSR) CV/CC Power Switch

FEATURES

- **♦** Built-in 600V Power MOSFET
- ◆ Low Standby Power Under 30mW, Easily to Pass Energy Star EPS2.0
- Primary Side Regulation (PSR) without TL431 and Opto-Coupler
- ♦ ± 5% Constant Current (CC) and Constant Voltage (CV) Regulation at Universal AC Input
- Proprietary Cable Voltage Drop Compensation in CV Mode
- **♦** Compensate for Line Voltage Variation
- ◆ Compensate for Transformer Inductance Tolerances
- Built-in Control Loop Compensation in CV Mode
- **♦** All Pins Floating Protection
- ◆ PFM Control Eases EMI Design
- ◆ Cycle-by-Cycle Current Limiting
- ◆ Built-in Leading Edge Blanking (LEB)
- **♦** Built-in Soft Start
- ◆ Output Over Voltage Protection
- ♦ VDD OVP & Clamp
- VDD Under Voltage Lockout (UVLO)

APPLICATIONS

- Battery chargers for cellular phones, cordless phones, PDA, digital cameras, etc
- **♦** Replaces linear transformer and RCC SMPS
- Small power adapter
- ◆ AC/DC LED lighting

GENERAL DESCRIPTION

SF5926 is a high performance, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch for offline small power converter applications.


SF5926 uses Pulse Frequency Modulation (PFM) control to improve efficiency and eases system EMI design. The IC dramatically lowers system cost by eliminating the opto-coupler and secondary control circuits. It also can provide very tight output voltage regulation (CV), in addition to output current control (CC) ideal for charging applications.

SF5926 has Error Amplifier (EA) CV with built-in loop compensation network for CV control, which eliminates external compensation circuitry. It has built-in cable drop compensation function, which can provide excellent CV performance. The IC also has built-in soft start function to soften the stress on the MOSFET during power on period. Under light load conditions, the IC decreases switching frequency to achieve excellent regulation and high efficiency, yet meets the requirement for no-load consumption less than 30mW.

SF5926 integrates functions and protections of Under Voltage Lockout (UVLO), VDD Over Voltage Protection (VDD OVP), Output Over Voltage Protection (Output OVP), Soft Start, Cycle-by-cycle Current Limiting (OCP), All Pins Floating Protection, VDD Clamping.


SF5926 is available in DIP8 package.







Pin Configuration




Ordering Information

Part Number	Top Mark	Pacl	kage	Tape & Reel
SF5926DP	SF5926DP	DIP8	RoHs	\triangleright

Output Power Table⁽¹⁾


Part Number	230VAC \pm 15% $^{(2)}$	85-265VAC
	Adapter ⁽³⁾	Adapter ⁽³⁾
SF5926	14W	9W

- Note 1. The Max. output power is limited by junction temperature
- Note 2. 230VAC or 100/115VAC with doublers
- **Note 3.** Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink at 50 °C ambient.





Marking Information



YWW: Year&Week code

Pin Description

Pin Num	Pin Name	I/O	Description
1	VDD	ı	IC power supply pin.
2	NC	-	No connection.
3	FB	I	System feedback pin. This control input regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the auxiliary winding.
4	CS		Current sense pin.
5-6	Drain	Р	High voltage power MOSFET drain connection.
7-8	GND	Р	Ground

Parameter	Value	Unit
VDD DC Supply Voltage	35	V
VDD DC Clamp Current	10	mA
Drain pin	-0.3 to 600	V
FB, CS voltage range	-0.3 to 7	V
Package Thermal Resistance (DIP-8)	84	°C/W
Maximum Junction Temperature	150	°C
Operating Temperature Range	-40 to 85	°C
Storage Temperature Range	-55 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV
ESD Capability, MM (Machine Model)	250	V

Recommended Operation Conditions (Note 5)

Parameter	Value	Unit
Supply Voltage, VDD	11 to 30	V
Operating Ambient Temperature	-40 to 85	°C



ELECTRICAL CHARACTERISTICS


 $(T_A = 25^{\circ}C, VDD=16V, if not otherwise noted)$


	=16V, if not otherwise noted	Test Conditions	Min	Tvo	May	Unit
Symbol	Parameter	rest Conditions	IVIII	Тур	Max	Unit
<u> </u>	e (VDD) Section	[T	Γ_	1 0 -	T .
I_Startup	VDD Start up Current	VDD =UVLO(ON)-1V,		5	20	uA
		Measure current into VDD				
I_VDD_Op	Operation Current	V _{FB} =3V, VDD=20V		1	1.8	mA
UVLO(ON)	VDD Under Voltage		14	15.5	16.5	V
	Lockout Exit (Startup)					
UVLO(OFF)	VDD Under Voltage		8.5	9.5	10.5	V
	Lockout Enter					
VDD_OVP	VDD Over Voltage		31	33	35	V
	Protection trigger					
V _{DD} _Clamp	VDD Zener Clamp	$I(V_{DD}) = 10 \text{ mA}$	33	35	37	V
	Voltage			*	. •	
T_Softstart	Soft Start Time ⁽⁶⁾			2		mSec
Feedback Inpu	ut Section(FB Pin)					
V _{FB} _EA_Ref	Internal Error		1.98	2.0	2.02	V
	Amplifier(EA)				*	
	reference input					
V _{FB} _OVP	Output over voltage			2.4		V
	protection threshold			_		
V _{FB} _DEM	Demagnetization			0.1		V
	comparator threshold	• (
T _{min} _OFF	Minimum OFF time	Note 6		2		uSec
T _{max} OFF	Maximum OFF time			12		mSec
T_{CC}/T_{DEM}	Ratio between	Note 6		2		
	switching period in					
	CC mode and					
	demagnetization time					
I _{Cable} _max	Max Cable			40		uA
	compensation current					
Current Sense	Input Section (CS Pin))				
T_blanking	CS Input Leading			500		nSec
_ 3	Edge Blanking Time					
Vth_OC	Current limiting		588	600	612	mV
_	threshold					
T _D OC	Over Current			100		nSec
<u> </u>	Detection and Control					
	Delay					
Dower Most		<u> </u>		L		
Power MOSFE		<u> </u>	000		1	11/
BVdss	Power MOSFET		600			V
	Drain Source					
Dilana	Breakdown Voltage	I/Dunius) O.5.A		0.5	40	
Rdson	Static Drain-Source On Resistance	I(Drain)=0.5A		9.5	12	Ω
Idss	Zero Gate Voltage				1	uA
	Drain Current				'	u A
Td.	Turn-on delay time			5.5		ne
Td _(on)	Turn-off delay time			13		ns
Td _(off)	i um-on delay time		<u> </u>	IS	1	ns


- **Note 4.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- **Note 5.** The device is not guaranteed to function outside its operating conditions.
- Note 6. Guaranteed by design.
- Note 7. These parameters, although guaranteed, are not 100% tested in production





CHARACTERIZATION PLOTS



















OPERATION DESCRIPTION


SF5926 is a high performance, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch working in PFM (Pulse Frequency Modulation) mode. The built-in power MOSFET and high precision CV/CC control with high level protection features make it very suitable for offline small power converter applications.

♦ PSR Technology Introduction

Assuming the system works in DCM mode, the power transfer function is given by

$$P = \frac{\eta}{2} \times L_m \times I_{pk}^2 \times f_S = V_o \times I_o \quad \text{ (Eq.1)}$$

In the equation above, P is output power, Vo and Io are system output voltage and current respectively, η is system power transfer efficiency, Lm is transformer primary inductance, fs is system switching frequency, lpk is primary peak current in a switching cycle. The following figure illustrates the waveform in a switching cycle.



In the figure shown above, the IC generates a demagnetization signal (DEM) in each switching through auxiliary winding. demagnetization time for CV/CC control. In DCM mode, Tdem can be expressed as;

$$\sum_{L_m}^{V_o} \times T_{dem} = \frac{N_S}{N_P} \times I_{pk}$$
 (Eq.2)

In Eq.2, Np and Ns are primary and secondary winding turns respectively.

Combined with Eq.1 and Eq. 2, the average output current can be expressed as:

$$I_o = \frac{\eta}{2} \times I_{pk} \times \frac{N_P}{N_S} \times f_S \times T_{dem}$$
 (Eq.3)

CC (Constant Current) Control Scheme

From Eq.3, it can be easily seen that there are two ways to implement CC control: one is PFM (Pulse Frequency Modulation), the control scheme is to keep lpk to be constant, let the product of Ts and Tdem (fs*Tdem) to be a constant. In this way, lo will be a value independent to the variation of Vo, Lm, and line input voltage. Another realization method is PWM duty control, the control scheme is to keep fs to be constant, let the product of Tdem and lpk (Tdem*lpk) to be a constant, in another words, by modulating system duty cycle to realize a constant lo independent to the variation of Vo. Lm and line voltages.

SF5926 adopts PFM for CC control, the product of Ts and Tdem is given by

$$f_S \times T_{dem} = 0.5$$
 Eq.4)

CV (Constant Voltage) Control Scheme


CV control should sample the plateau of auxiliary winding voltage in flyback phase, as shown in Fig.1 The CV control has many implementations, for example, PWM, or PFM, or a combination of both one. In SF5926, the PFM control is adopted for CV control.

PFM Control Eases System EMI Design

As mentioned above, the CC/CV control in SF5926 uses PFM control, which will eases system EMI design greatly. Since PFM control is a frequency variation system with inherent frequency shuffling function, it will have superior EMI performance than hat of PWM control.

Precision CV/CC **Performance Smooth Transition between CV and CC**

In SF5926, the parameters is trimmed to tight range, which makes the system CC/CV to have less than 5% variation.



In SF5926, the IC has specially designed to be able to smoothly transit between CC and CV mode. When the output voltage is too low, the IC will enters into auto-recovery mode, as shown in Fig. 2

Startup Current and Startup Control

Startup current of SF5926 is designed to be very low (typically 5uA) so that VDD could be charged



up above UVLO(ON) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application.

Operating Current

The operating current in SF5926 is as small as 1mA (typical). The small operating current results in higher efficiency and reduces the VDD hold-up capacitance requirement. Once SF5926 enters very low frequency PFM mode, the operating frequency is reduced to less than 0.3mA, assisting the power supply in meeting power conservation requirements.

Soft Start

SF5926 features an internal 2ms (typical) soft start that slowly increases the threshold of cycle-bycycle current limiting comparator during startup sequence. It reduces the stress on the secondary diode during startup. Every startup process is followed by a soft start activation.

Proprietary Cable Voltage Drop Compensation in CV Mode

When it comes to cellular phone applications, the battery is located at the end of cable, which causes typically several percentage of voltage drop on the actual battery voltage. SF5926 has a proprietary built-in cable voltage drop compensation block which can provide a constant output voltage at the end of the cable over the entire load range in CV mode.

◆ Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (300ns, typical), the cycle-by-cycle current limiting comparator is disabled and cannot switch off the gate driver. Thus, external RC filter with a small time constant is enough for current sensing.

Minimum and Maximum OFF Time


In SF5926, a minimum OFF time (typically 2us) is implemented to suppress ringing when GATE is off. The minimum OFF time is necessary in applications where the transformer has a large leakage inductance, particularly at low output voltages or startup. The maximum OFF time in SF5926 is typically 10ms, which provides a large range for frequency reduction. In this way, a low standby power of 30mW can be achieved.

All Pins Floating Protection

In SF5926, if pin floating situation occurs, the IC is designed to have no damage to system.

Output OVP(Over Voltage Protection)

In SF5926, the output OVP is integrated by plateau sampling the auxiliary winding in flyback phase. The threshold voltage for output OVP is 2.4V, as shown in Fig.3. Output OVP is auto-recovery mode protection (mentioned below).



VDD OVP(Over Voltage Protection)

OVP (Over Voltage Protection) implemented in SF5926 and it is a protection of auto-recovery mode.

Auto Recovery Mode Protection

shown in Fig.4, once a fault condition is detected, switching will stop. This will cause VDD to fall because no power is delivered form the auxiliary winding. When VDD falls to UVLO(off) (typical 9V), the protection is reset and the operating current reduces to the startup current, which causes VDD to rise, as shown in Fig.4. However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.




Fig.4


Soft Gate Driver for Power MOSFET

The driving stage of SF5926 is a soft totem-pole gate driver to minimize EMI. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability.



PACKAGE MECHANICAL DATA

DIP8 PACKAGE OUTLINE DIMENSIONS



Cymhol	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	3.710	5.334	0.146	0.210	
A1 *	0.381		0.015		
A2	3.175	3.600	0.125	0.142	
В	0.350	0.650	0.014	0.026	
B 1	1.524 (BSC)		0.06 (BSC)		
С	0.200	0.360	0.008	0.014	
D	9.000	10.160	0.354	0.400	
E	6.200	6.600	0.244	0.260	
E1	7.320	7.920	0.288	0.312	
е	2.540 (BSC)		0.1 (l	BSC)	
L	2.921	3.810	0.115	0.150	
E2	8.200	9.525	0.323	0.375	



IMPORTANT NOTICE

SiFirst Technology Nanhai, Ltd (SiFirst) reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

SiFirst warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with SiFirst's standard warranty. Testing and other quality control techniques are used to the extent SiFirst deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

SiFirst assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using SiFirst's components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of SiFirst's information in SiFirst's data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. SiFirst is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of SiFirst's products or services with statements different from or beyond the parameters stated by SiFirst for that product or service voids all express and any implied warranties for the associated SiFirst's product or service and is an unfair and deceptive business practice. SiFirst is not responsible or liable for any such statements.

SiFirst's products are neither designed nor intended for use in military applications. SiFirst will not be held liable for any damages or claims resulting from the use of its products in military applications.

SiFirst's products are not designed to be used as components in devices intended to support or sustain human life. SiFirst will not be held liable for any damages or claims resulting from the use of its products in medical applications.

