High Precision AC/DC PSR Power Switch for LED Driver

FEATURES

- Built-in 600V Power MOSFET
- Primary Side Regulation (PSR) Control, No Secondary Feedback Circuit Required
- ◆ 1% Precision (@Tj=25 °C) Internal Reference Voltage for Constant Current (CC) Control
- ♦ Wide VDD Range (10 to 30V) Eases Flexible LED System Design
- ◆ Precision LED Output Voltage Clamp
- ◆ Compensate for Line Voltage Variation and Transformer Inductance Tolerance
- ♦ Built-in Soft Start
- **♦** All Pins Floating Protection
- ◆ LED Open/Short Circuit Protection
- PFM Control Eases EMI Design
- Cycle-by-Cycle Current Limiting
- Built-in Leading Edge Blanking (LEB)
- VDD Under Voltage Lockout (UVLO)
- Output Over Voltage Protection
- ◆ VDD OVP & Clamp

APPLICATIONS

- LED Luminaries
- **♦ LED Tube Light**

GENERAL DESCRIPTION

SFL669 is a high precision AC/DC offline PSR (Primary Side Regulation) power switch for LED luminaries. The IC can provide very tight (less than 3%) constant current control (CC) ideal for LED lighting applications.


SFL669 uses Pulse Frequency Modulation (PFM) control to improve efficiency and eases system EMI design. The IC dramatically lowers system cost by eliminating secondary feedback circuits.

The wide VDD operating range (10 to 30V, typical) of SFL669 can ease flexible LED system design. The IC also has built-in soft start function to soften the stress during power on period.

SFL669 integrates functions and protections of Under Voltage Lockout (UVLO), VDD Over Voltage Protection (VDD OVP), LED Open/Short Circuit Protection, Soft Start, Cycle-by-cycle Current Limiting (OCP), All Pins Floating Protection, Gate Clamping, VDD Clamping.


SFL669 is available in SOP8 package.

TYPICAL APPLICATION





Pin Configuration



Ordering Information

Part Number	Top Mark	Package		Tape & Reel
SFL669SG	SFL669SG	SOP8	Green	
SFL669SGT	SFL669SG	SOP8	Green	Yes


Output Power Table(1)

Part Number 230VAC ± 15% ⁽²⁾		85-265VAC		
SFL669	6W	5W		

Note 1. The Max. output power is limited by junction temperature

Note 2. 230VAC or 100/115VAC with doublers

Marking Information




Pin Description

Pin Num	Pin Name	1/0	Description
1	GND	Р	Ground
2	VDD	Р	IC power supply pin.
3	FB	ı	System feedback pin. This control input regulates output current based on
			detecting the flyback voltage of the auxiliary winding.
4	CS		Current sense pin.
5-6	Drain	Р	High voltage power MOSFET drain connection.
7-8	NC	Р	No connection.

SFL669

Block Diagram



Absolute Maximum Ratings (Note 3)

Parameter	Value	Unit
VDD DC Supply Voltage	35	V
VDD DC Clamp Current	10	mA
Drain pin	-0.3 to 600	V
FB, CS, voltage range	-0.3 to 7	V
Package Thermal Resistance (SOP-8)	150	°C/W
Maximum Junction Temperature	150	°C
Operating Temperature Range	-40 to 85	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV
ESD Capability, MM (Machine Model)	250	V

Recommended Operation Conditions (Note 4)

Parameter	Value	Unit
Supply Voltage, VDD	10 to 30	V
Operating Ambient Temperature	-40 to 85	°C



SFL669

ELECTRICAL CHARACTERISTICS

(T_A = 25^oC, VDD=16V, if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Supply Voltag	e Section (VDD Pin)					•
I_Startup	VDD Start up Current	VDD=11V, Measure		5	20	uA
		current into VDD				
I_VDD_Op	Operation Current	V _{FB} =3V, VDD=20V		1	1.5	mA
UVLO(ON)	VDD Under Voltage		14	15.5	16.5	V
	Lockout Exit (Startup)					
UVLO(OFF)	VDD Under Voltage		8.5	9.5	10.5	V
	Lockout Enter					
VDD_OVP	VDD Over Voltage	31 3		33	35	V
	Protection trigger					
V _{DD} _Clamp	VDD Zener Clamp	$I(V_{DD}) = 10 \text{ mA}$	33	35	37	V
-	Voltage					
T_Softstart	Soft Start Time ⁽⁵⁾			2		mSec
Feedback Inpu	ut Section (FB Pin)					
V _{FB} OVP	Output over voltage			2.4		V
. 5—	protection threshold					
V _{FB} _DEM	Demagnetization			0.2		V
	comparator threshold					
T _{min} _OFF	Minimum OFF time	Note 5		2		uSec
T_{CC}/T_{DEM}	Ratio between	Note 5		2		
	switching period in					
	CC mode and					
	demagnetization time					
Current Sense	Input Section (CS Pin)					
T_blanking	CS Input Leading			500		nSec
_ 0	Edge Blanking Time					
Vth_OC	Current limiting		594	600	606	mV
_	threshold					
T _D OC	Over Current			100		nSec
	Detection and Control					
	Delay					
Power MOSFE	T Section ⁽⁶⁾					1
BVdss	Power MOSFET		600			V
D V U 22	Drain Source		000			V
	Breakdown Voltage					
Rdson	Static Drain-Source On	I(Drain)=0.5A		9.5	12	Ω
IVASOII	Resistance	1(Diaiii)=0.3A		9.5	'-	52
Idss	Zero Gate Voltage				1	uA
	Drain Current				'	<u> </u>
				+	+	
Td _(on)	Turn-on delay time			5.5		ns

Note 3. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 4. The device is not guaranteed to function outside its operating conditions.


Note 5. Guaranteed by design.


Note 6. These parameters, although guaranteed, are not 100% tested in production


SFL669


CHARACTERIZATION PLOTS














OPERATION DESCRIPTION


SFL669 is a high performance, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch working in PFM (Pulse Frequency Modulation) mode. The built-in high precision CC(Constant Current) control with high level protection features make it very suitable for offline LED lighting applications.

♦ PSR Technology Introduction

Assuming the system works in DCM mode, the power transfer function is given by

$$P = \frac{\eta}{2} \times L_m \times I_{pk}^2 \times f_S = V_o \times I_o \quad \text{ (Eq.1)}$$

In the equation above, P is output power, Vo and Io are system output voltage and current respectively, η is system power transfer efficiency, Lm is transformer primary inductance, fs is system switching frequency, Ipk is primary peak current in a switching cycle. The following figure illustrates the waveform in a switching cycle.



In the figure shown above, the IC generates a demagnetization signal (DEM) in each switching cycle through auxiliary winding. Tdem is demagnetization time for CC control. In DCM mode, Tdem can be expressed as;

$$\frac{V_o}{L_m} \times T_{dem} = \frac{N_S}{N_P} \times I_{pk}$$
 (Eq.2)

In Eq.2, Np and Ns are primary and secondary winding turns respectively.

Combined with Eq.1 and Eq. 2, the average output current can be expressed as:

$$I_o = \frac{\eta}{2} \times I_{pk} \times \frac{N_P}{N_S} \times f_S \times T_{dem}$$
 (Eq.3)

CC (Constant Current) Control Scheme

From Eq.3, it can be easily seen that there are two ways to implement CC control: one is PFM (Pulse Frequency Modulation), the control scheme is to keep lpk to be constant, let the product of Ts and

Tdem (fs*Tdem) to be a constant. In this way, lo will be a value independent to the variation of Vo, Lm, and line input voltage. Another realization method is PWM duty control, the control scheme is to keep fs to be constant, let the product of Tdem and lpk (Tdem*lpk) to be a constant, in another words, by modulating system duty cycle to realize a constant lo independent to the variation of Vo, Lm and line voltages.

SFL669 adopts PFM for CC control, the product of Ts and Tdem is given by

$$f_S \times T_{dem} = 0.5 \tag{Eq.4}$$

♦ High Precision CC Threshold

In SFL669, the CC comparator threshold voltage is trimmed to tight range (\pm 1%), which can make system CC variation to be less than \pm 3%, as shown in the following figure.




Fig.2


♦ Wide VDD Range Eases Flexible LED System Design

In SFL669, the VDD operating range is very wide, typically from 10V to 30V. Wide VDD range can ease flexible LED system design greatly.

When LED short circuit situation occurs, the IC VDD will drop below UVLO(OFF) because of flyback operation, then the system enters into auto recovery protection mode (mentioned below), as shown in Fig.2.

♦ LED Open Loop Protection

In SFL669, the output OVP is integrated by plateau sampling the auxiliary winding in flyback phase. When LED open circuit situation occurs, the output voltage will rise. When output voltage achieves to 2.4V, the system will enter into auto recovery mode protection (mentioned below), as shown in Fig.3.



◆ Low Startup Current

Startup current of SFL669 is designed to be very low (typically 5uA) so that VDD could be charged up above UVLO(ON) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application.

♦ Low Operating Current

The operating current in SFL669 is as small as 1mA (typical). The small operating current results in higher efficiency and reduces the VDD hold-up capacitance requirement.

Soft Start

SFL669 features an internal 2ms (typical) soft start that slowly increases the threshold of cycle-by-cycle current limiting comparator during startup sequence. It reduces the stress on the secondary diode during startup. Every startup process is followed by a soft start activation.

◆ PFM Control Eases System EMI Design

As mentioned above, SFL669 uses PFM control, which will eases system EMI design greatly. Since PFM control is a frequency variation system with inherent frequency shuffling function, it will have superior EMI performance than that of PWM control.

Demagnetization Detection

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary winding through FB pin. This voltage features a flyback polarity. The typical detection level is fixed at 0.1V.

◆ Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (500ns, typical), the cycle-by-cycle current limiting comparator is disabled and cannot switch off the gate driver. Thus,

external RC filter with a small time constant is enough for current sensing.

Minimum OFF Time

In SFL669, a minimum OFF time (typically 2us) is implemented to suppress ringing when GATE is off. The minimum OFF time is necessary in applications where the transformer has a large leakage inductance, particularly at low output voltages or startup.

♦ All Pins Floating Protection

In SFL669, if pin floating situation occurs, the IC is designed to have no damage to system.

♦ VDD OVP(Over Voltage Protection)

VDD OVP (Over Voltage Protection) is implemented in SFL669 and it is a protection of auto-recovery mode.

♦ Auto Recovery Mode Protection

As shown in Fig.4, once a fault condition is detected, switching will stop. This will cause VDD to fall because no power is delivered form the auxiliary winding. When VDD falls to UVLO(off) (typical 9V), the protection is reset and the operating current reduces to the startup current, which causes VDD to rise, as shown in Fig.4. However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.





Fig.4


Soft Gate Driver for Power MOSFET

The driving stage of SFL669 is a soft totem-pole gate driver to minimize EMI. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability.

PACKAGE MECHANICAL DATA

SOP8 PACKAGE OUTLINE DIMENSIONS





Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.050	0.250	0.002	0.010	
A2	1.250	1.650	0.049	0.065	
b	0.310	0.510	0.012	0.020	
С	0.170	0.250	0.006	0.010	
D	4.700	5.150	0.185	0.203	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.270 (BSC)		0.05 (BSC)		
L	0.400	1.270	0.016	0.050	
θ	0°	8°	00	8°	