# **SFTN2922R**

## **N-Channel Enhancement Mode MOSFET**





1.Gate 2.Drain 3.Source TO-252 Plastic Package

#### **Absolute Maximum Ratings**

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		$V_{GS}$	± 20	V
Continuous Drain Current	Tc = 25℃ Tc = 100℃	Ι <sub>D</sub>	7 5	A
Peak Drain Current <sup>3)</sup>		I <sub>DM</sub>	10	А
Power Dissipation <sup>2)</sup>	T <sub>C</sub> = 25°C T <sub>C</sub> = 100°C	P <sub>D</sub>	17 8.5	W
Operating Junction and Storage Temperature Range		T <sub>J</sub> ,T <sub>stg</sub>	- 55 to + 150	°C

### **Thermal Characteristics**

Parameter		Symbol	Max.	Unit
Thermal Resistance from Juntion to Ambient <sup>1)</sup>	(t ≤ 10 s)	Р	25	°C/W
Thermal Resistance from Juntion to Ambient <sup>1) 4)</sup>	(Steady-State)	κ <sub>θJA</sub>	50	°C/W
Thermal Resistance from Juntion to Case	(Steady-State)	$R_{ ext{ ext{ ext{ ext{ ext{ ext{ ext{ ext$	8.8	°C/W

<sup>1)</sup> The value of ReJA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25° C. The Power dissipation PDSM is based on R  $_{\text{BJA}}$  t  $\leqslant$  10s and the maximum allowed junction temperature of 150  $^{\circ}\,$  C. The value in any given application

depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

<sup>2)</sup> The power dissipation Po is based on TJ(MAX)=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

 $^{3)}$  Single pulse width limited by junction temperature T\_J(MAX)=175  $^{\circ}~$  C.

<sup>4)</sup> The R<sub>BJA</sub> is the sum of the thermal impedance from junction to case R<sub>BJC</sub> and case to ambient

## Characteristics at $T_a = 25^{\circ}C$ unless otherwise specified

Parameter	Symbol	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage at $I_D$ = 250 µA	BV <sub>DSS</sub>	100	-	-	V
Gate-Source Threshold Voltage at $V_{DS}$ = $V_{GS}$ , $I_D$ = 250 uA	V <sub>GS(th)</sub>	1.7	-	2.7	V
Drain-Source Leakage Current at $V_{DS}$ = 100 V at $V_{DS}$ = 100 V ,T <sub>J</sub> = 55 °C	I <sub>DSS</sub>	-	- -	1 5	μΑ
Gate Leakage Current at $V_{GS}$ = ± 20 V	I <sub>GSS</sub>	-	-	± 100	nA
Drain-Source On-State Resistance at V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A at V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A,T <sub>J</sub> = 125 °C at V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3 A	R <sub>DS(on)</sub>	- - -	- - -	140 270 176	mΩ
Diode Forward Voltage at $I_S = 1 \text{ A}$ , $V_{GS} = 0 \text{ V}$	V <sub>SD</sub>	-	-	1.1	V
Input Capacitance at $V_{GS}$ = 0 V, $V_{DS}$ = 50 V, f = 1 MHz	C <sub>oss</sub>	-	-	310	pF
Output Capacitance at $V_{GS}$ = 0 V, $V_{DS}$ = 50 V, f = 1 MHz	C <sub>oss</sub>	-	-	30	pF
Reverse Transfer Capacitance at $V_{GS}$ = 0 V, $V_{DS}$ = 50 V, f = 1 MHz	C <sub>rss</sub>	-	-	8	pF
Turn-On Delay Time at $V_{DS}$ = 50 V, $R_G$ = 3 $\Omega$ , $R_L$ = 10 $\Omega$ , $V_{GS}$ = 10 V	t <sub>on</sub>	-	5	-	ns
Turn-On Rise Time at $V_{DS}$ = 50 V, $R_G$ = 3 $\Omega$ , $R_L$ = 10 $\Omega$ , $V_{GS}$ = 10 V	t <sub>r</sub>	-	3	-	ns
Turn-Off Delay Time at $V_{DS}$ = 50 V, $R_G$ = 3 $\Omega$ , $R_L$ = 10 $\Omega$ , $V_{GS}$ = 10 V	t <sub>off</sub>	-	19	-	ns
Turn-Off Fall Time at $V_{DS}$ = 50 V, $R_G$ = 3 $\Omega$ , $R_L$ = 10 $\Omega$ , $V_{GS}$ = 10 V	t <sub>f</sub>	-	5	-	ns







## **TO-252 PACKAGE OUTLINE**





**Recommended Soldering Footprint** 





Dated: 24/05/2017 Rev:01