General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous sili con TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 2.8'TFT-LCD contains 240x320 pixels, and can display up to 65K/262K colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K colors


-RGB Interface: 8/9/16/18BIT 8080 MCU interface; 3/4-wire serial interface; 16/18BIT RGB


General Information	Specification	Unit	Note
Items	Main Panel	Offic	Note
Display area(AA)	43.20(H)*57.60 (V) (2.8inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262k	colors	-
Number of pixels	240(RGB)*320	dots	-
Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.18(H)*0.18(V)	mm	-
Viewing angle	ALL	o'clock	-
Controller IC	ST7789V	-	-
Display mode	Transmissive/ Normally Black	-	-
Operating temperature	-20~+70	$^{\circ}$	-
Storage temperature	-30~+80	$^{\circ}$	-

* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module	Horizontal(H)		50.50		mm	-
size	Vertical(V)		69.70		mm	-
3120	Depth(D)		2.60		mm	-
	Weight		TBD		g	-

1. Block Diagram





3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	XR(NC)	Touch panel Right Glass Terminal	A/D
3	YD(NC)	Touch panel Bottom Film Terminal	A/D
4	XL(NC)	Touch panel LIFT Glass Terminal	A/D
5	YU(NC)	Touch panel Top Film Terminal	A/D
6	IOVCC	Supply voltage for IO (1.8-3.3V).	P
7	IOVCC	Supply voltage for IO (1.8-3.3V).	Р
8	VCI	Supply voltage (3.3V).	Р
9	VCI	Supply voltage (3.3V).	Р
10	IM2	MPU Parallel interface bus and serial interface select. If use RGB Interface must select serial	
11	IM1	interface.	I
12	IM0	Fix this pin at IOVCC and GND.	
13	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
14	CS	Chip select input pin ("Low" enable). Fix this pin at IOVCC or GND when not in use.	I
15	RS(SPI-SCL)	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selected. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. Fix this pin at IOVCC or GND when not in use.	I
16	WR(SPI-RS)	The data is applied on the rising edge of the SCL signal. Fix this pin at IOVCC or GND when not in us e.	I
17	RD	Serves as a read signal and MCU read data at the rising edge. Fix this pin at IOVCC or GND when not in use	I

18	VSYNC	Frame synchronizing signal for RGB interface operation. Fix this pin at IOVCC or GND when not in us e.	I
19	HSYNC	Line synchronizing signal for RGB interface operation. Fix this pin at IOVCC or GND when not in us e.	I
20	ENABLE	Data enable signal for RGB interface operation. Fix this pin at IOVCCor GND when not in us e.	
21	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at IOVCC or GND when not in us e.	
22	SDA	Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at IOVCC or GND.	
23-40	DB0-DB7	Data bus. If not used pin, fix this pin to GND.	I/O
41	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.	0
42	GND	Ground.	Р
43	LEDA	Anode pin of backlight	Р
44	LEDK1	Cathode pin OF backlight	Р
45	LEDK2	Cathode pin OF backlight	Р
46	LEDK3	Cathode pin OF backlight	Р
47	LEDK4	Cathode pin OF backlight	Р
48	LEDK5	Cathode pin OF backlight	Р
49	LEDK6	Cathode pin OF backlight	Р
50	GND	Ground.	Р

4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Transmittance (with Polarizer)		T (%)		_	(4.63)	_	%	Measuring with Polarizer , Reference Only
Transmittance (without Polarizer)		T (%)		_	(17.5)	_	%	
Contrast Ratio		CR		600	800	-		(1)(2)
Response Tim	е	$T_R + T_F$		_	30	40	msec	(1)(3)
Color gamut	(%)		⊝=0 Normal	_	60		%	C-light
	White	W_x	viewing	(0.288)	(0.308)	(0.328)		
	vvnite	W _y	· · ·	(0.310)	(0.330)	(0.350)		(1)(4)
	6 - 1	R _x	((0.621)	(0.641)	(0.661)		
Color	Red	R _Y		(0.317)	(0.337)	(0.357)	_	
chromaticity (CIE1931)	0	G _x	* (C	(0.254)	(0.274)	(0.294)		CF glass
,	Green	G_Y		(0.540	(0.560)	(0.580)		
		B _x		(0.121)	(0.141)	(0.161)		
	Blue	By	♦	(0.093)	(0.113)	(0.133)	_	
		ΘL		_	80	_		(4)(4)
	Hor.	ΘR	05.40	_	80	_		(1)(4) Measuring with
Viewing angle		Θυ	CR>10	_	80	_	_	Polarizer ,
	∀er.	ΘD		_	80	_		Reference Only
Optima View D	irection			Free				(5)


4.2 Measuring Condition

■ Measuring surrounding: dark room

- Ambient temperature: 25±2°C
- 15min. warm-up time.

4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.




Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel

CR =

Luminance with all pixels white

Luminance with all pixels black

Note (3) Definition of Response Time : Sum of $T_{\mbox{\scriptsize R}}$ and $T_{\mbox{\scriptsize F}}$



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supple Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	\sim $^{\circ}$
Storage temperature	T _{ST}	-30	+80	$^{\circ}$

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	33	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD		8		mA	
Lovel input veltage	VIH	0.7VDDIO		VDDIO	V	
Level input voltage	V _{IL}	GND		0.3VDDIO	V	
Lovel output voltage	V _{OH}	0.8VDDIO		VDDIO	V	
Level output voltage	V _{OL}	GND		0.2VDDIO	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 6 chips White LED


Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	90	120		mA	
Forward Voltage	V_{F}		3.2		V	
LCM Luminance	L _V	430	480		cd/m2	IF=120mA

LED life time	Hr	50000	 	Hour	Note1,2
Uniformity	AVg	80	 	%	

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=120mA. The LED lifetime could be decreased if operating IL is larger than 120mA. The constant current driving method is suggested.



BLU CIRCUIT DIAGRAM

6. AC Characteristic

6.1 8080 Series MCU Parallel Interface Timing Characteristics: 18/16/9/8-bit Bus



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta= -30 to 70 $^{\circ}$

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T _{AST}	Address setup time	0		ns	
D/CX	T_{AHT}	Address hold time (Write/Read)	10		ns	-
	T_{CHW}	Chip select "H" pulse width	0		ns	
	T _{CS}	Chip select setup time (Write)	15		ns	
CSX	T _{RCS}	Chip select setup time (Read ID)	45		ns	
CSA	T _{RCSFM}	Chip select setup time (Read FM)	355		ns	-
	T _{CSF}	Chip select wait time (Write/Read)	10		ns	
	T _{CSH}	Chip select hold time	10		ns	
	T_{WC}	Write cycle	66		ns	
WRX	T_{WRH}	Control pulse "H" duration	15		ns	
	T_{WRL}	Control pulse "L" duration	15		ns	
	T_RC	Read cycle (ID)	160		ns	
RDX (ID)	T_{RDH}	Control pulse "H" duration (ID)	90		ns	When read ID data
	T _{RDL}	Control pulse "L" duration (ID)	45		ns	
RDX	T _{RCFM}	Read cycle (FM)	450		ns	When read from
(FM)	T _{RDHFM}	Control pulse "H" duration (FM)	90		ns	
(1 101)	T _{RDLFM}	Control pulse "L" duration (FM)	355		ns	frame memory
D[17:0]	T _{DST}	Data setup time	10		ns	For CL=30pF

T_{DHT}	Data hold time	10		ns	
T_{RAT}	Read access time (ID)		40	ns	
T_{RATFM}	Read access time (FM)		340	ns	
T _{ODH}	Output disable time	20	80	ns	




Figure 2 Rising and Falling Timing for I/O Signal





Figure 3 Write-to-Read and Read-to-Write Timing


Note: The rising time and falling time (Tr, Tf) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

6.2 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{scc}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T_{SLR}	SCL "L" pulse width (Read)	60		ns	,
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10	*	ns	
DOLIT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

6.3 Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{scc}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	unita kanada a data
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	-write command & data
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	ram
SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	read command 9 data
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	-read command & data
	T _{SLR} SCL "L" pulse width (Read)		60		ns	ram
D/CX	T _{DCS}	D/CX setup time	10		ns	
D/CX	T _{DCH}	D/CX hold time	10		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10		ns	
DOLLT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

6.4 Parallel RGB Interface Timing Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 \sim 70 $^{\circ}$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	30	1	ns	
ENARLE	T_{ENS}	Enable Setup Time	25	-	ns	
ENABLE	T _{ENH} Enable Hold Time		25	1	ns	
	PWDH	DOTCLK High-level Pulse Width	60	-	ns	
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	60	-	ns	
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	120	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	20	ns	•
DB	T _{PDS}	T _{PDS} PD Data Setup Time		-	ns	
DB	T _{PDH}	PD Data Hold Time	50	-	ns	

			_	r	r	
Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		\$ 2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr	0	-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Setting Example: To set frame frequency to 70Hz:

Internal Clock

Internal Oscillation Clock: 615KHz

DIV[1:0] = 2'b0 (x 1/1)

RTN[4:0] = 5'h1b (27 clocks)

FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h27 (320 lines)

Frame Rate → 70.30Hz

DOTCLK

HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

 $70Hz \times (2 + 320 + 2) lines \times (10 + 20 + 240 + 10) clocks = 6.35MHz$

DOTCLK frequency = 6.35MHz


 $6.35~\text{MHz} / 615\text{KHz} = 10.32~\square$ Set PCDIV so that PCLK is divided by 10.

external fosc = 6.35 MHz / 10 = 635 KHz

PCDIV = [6.35MHz / 635KHz) / 2] - 1 = 4

PCDIV[5:0] = 6'h04 (10 DOTCLK)

6.5 Reset Timing Characteristics




Related Pins	Symbol Parameter		MIN MAX		Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
		Reset cancel		120 (Note 1, 6, 7)	ms

Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
 - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
 - 4. Spike Rejection also applies during a valid reset pulse as shown below.



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,$ II AQL:

Major defect	Minor defect			
0.65	1.5			

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of
	inspected		defects
		1) No display, Open or miss line	\
1	Functional defects	2) Display abnormally, Short	
l	Functional defects	3) Backlight no lighting, abnormal lighting.	
		4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing	
3	Outline dimension	is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
_	Soldering	Good soldering , Peeling off is not allowed.	Minor
5	appearance		Minor
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

7.1.4 Criteria (Visual)


Number	Items Criteria(mm)					
1.0 LCD Crack/Broken	(1) The edge of LCD broken					
NOTE:			Х	Y	Z	
X: Length Y: Width			≤3.0mm	<pre><inner border="" line="" of="" pre="" seal<="" the=""></inner></pre>	≤T	

Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T
	(3) LCD crack	Crack Not allowed

Number	Items		Crit	teria (mm)				
2.0	Spot defect	① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent,						
	<u> </u>	stain)						
		Zone	Α	cceptable C	lty			
		Size (mm)	Α	В	С			
		Ф≤0.10	Igno	re				
		0.10<Φ≤0.20	3(distance	≧ 10mm)				
	X	0.20<Φ≤0.25	2		- Ignor	9		
	+ (V.)()(0	Ф > 0.25	0					
Φ=(X+	Ф=(X+Y)/2	②Dim spot (LCD	TP/Polarizer di	m dot, light	leakage、d	dark spot)		
		Zone	A	cceptable C	ty			
		Size (mm)	А	В	С			
		Ф≤0.1	Ignore					
		0.10<Φ≤0.20	3(distance ≥ 10mm)		Ī ,	_		
		0.20<Φ≤0.30	2		- Ignor	e 		
		Ф > 0.30	0					
		③ Polarizer accid	③ Polarizer accidented spot					
		Zone	A	cceptable (Qty			
		Size (mm)	А	В	С			
		Ф≤0.2	Igno	ore				
		0.3<Φ≤0.5	2(distance	e≧10mm)	Ignor	re		
		Ф>0.5	0					
	Line defect							
	(LCD/TP			Acce	ptable Qty			
	/Polarizer	Width(mm)	Length(mm)	А	ВС	;		
•	black/white	Ф≤0.03	Ignore	Ignore				
	line, scratch, stain)	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤2</td><td>l n</td><td>ore</td></w≤0.05<>	L≤3.0	N≤2	l n	ore		
		0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤2				
		0.08 <w< td=""><td>Def</td><td>fine as spot o</td><td>defect</td><td></td></w<>	Def	fine as spot o	defect			
			I					

						1		
		Zone	,	Acceptable C	ety			
2.0	Polarizer Bubble	Size (mm)	Α	В	С			
3.0	Bubble	Ф≤0.2	lgn	ore				
		0.2<Φ≤0.4	3(distance≧10mm)		Ignore			
		0.4<Φ≤0.6	2	2	ignore			
		0.6<Ф	()				
4.0	SMT	According to IPC-A-610C class II standard . Function defect and missing part are major defect ,the others are minor defect.						
	•					•		
				·				

_	_					·	
		TP bubble/	Size Φ(mm)	Accepta	able Qty		
		accidented		Α	В	С	
		spot	Ф≤0.1	Ignore			
		·	0.1<Φ≤0.25	3 (distance)	<u></u>	Ignore	
			0.25<Φ≤0.3	2			
			0.3<Ф	0			
		Assembly	beyo	ond the edge of ba	cklight	≤0.15mm	
		deflection			J		
5.0	TP Related	Newton Ring	NG	ea>1/3 TP area		1規律性	



Criteria (functional items)

Number	Items	Criteria (mm)		
1	No display	Not allowed		
2	Missing segment	Not allowed		
3	Short	Not allowed		
4	Backlight no lighting	Not allowed		
5	TP no function	Not allowed		

8. Reliability Test Result

8.1 Condition

Item	Condition	Sample Size	Test Result	Note
Low Temperature	-20℃, 96HR	3ea	pass	-
Operating Life test	-20 C, 901 IIX			
Thermal Humidity	70° 00° DU 06UD	3ea	pass	-
Operating Life test	70℃90%RH, 96HR			
Temperature Cycle ON/OFF	20% 70% ON/OFF 200VC	200	2000	(1)
test	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature	00°C 00UD	3ea	pass	-
Storage test	80℃, 96HR			
Low Temperature	20% 00110	3ea	pass	-
Storage test	-30°C, 96HR			
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes ->		pass	
	normal temperature for 5 minutes -> TSTH for 30	3ea		
	minutes -> normal temperature for 5 minutes, as one			
	cycle, then taking it out and drying it at normal			
	temperature, and allowing it stand for 24 hours			
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.