

REGULATING PULSE WIDTH MODULATOR

DESCRIPTION


The SG1526B is a high-performance pulse width modulator for switching power supplies which offers improved functional and electrical characteristics over the industry-standard SG1526. A direct pin-for-pin replacement for the earlier device with all its features, it incorporates the following enhancements: a bandgap reference circuit for improved regulation and drift characteristics, improved undervoltage lockout, lower temperature coefficients on oscillator frequency and current-sense threshold, tighter tolerance on softstart time, much faster SHUTDOWN response, improved double-pulse supperession logic for higher speed operation, and an improved output driver design with low shoot-through current, and faster rise and fall times. This versatile device can be used to implement single-ended or push-pull switching regulators of either polarity, both transformer-less and transformer-coupled. The SG1526B is specified for operation over the full military ambient temperature range of -55°C to 150°C. The SG2526B is characterized for the industrial range of -25°C to 150°C, and the SG3526B is designed for the commercial range of 0°C to 125°C.

FEATURES

- 8 to 35 volt operation
- 5V low drift 1% bandgap reference
- 1Hz to 500KHz oscillator range
- Dual 100mA source/sink
- Digital current limiting
- Double pulse suppression
- Programmable deadtime
- Improved undervoltage lockout
- Single pulse metering
- Programmable soft-start
- Wide current limit common mode range
- TTL/CMOS compatible logic ports
- Symmetry correction capability
- Guaranteed 6 unit synchronization
- Shoot thru currents less than 100mA
- Improved shutdown delay
- Improved rise and fall time

HIGH RELIABILITY FEATURES - SG1526B

- Available to MIL-STD-883
- MIL-M38510/12603BVA JAN1526BJ
- Radiation data available
- ♦ LMI level "S" processing available



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage (V _{IN})	40V
Collector Supply Voltage (V _c)	
Logic Inputs	
Analog Inputs	0.3V to V
Source/Sink Load Current (each output) .	
Reference Load Current	50mA

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DATA

J Package:	
Thermal Resistance-Junction to Case, θ_{JC}	25°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	
N Package:	
Thermal Resistance-Junction to Case, θ_{JC}	30°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	60°C/W
DW Package:	
Thermal Resistance-Junction to Case, θ_{JC}	
Thermal Resistance-Junction to Ambient, θ_{JA}	90°C/W
L Package:	
Thermal Resistance-Junction to Case, θ_{JC}	35°C/W
Thermal Resistance-Junction to Ambient, $\boldsymbol{\theta}_{\text{JA}}$	120°C/W

RECOMMENDED OPERATING CONDITIONS (Note 2)

Logic Sink Current 15m	A
Operating Junction Temperature	
Hermetic (J, L Packages) 150°	С
Plastic (N, DW Packages)150°	С
Storage Temperature Range65°C to 150°C	С
Lead Temperature (Soldering, 10 Seconds) 300°	С

Note A. Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

Note B. The above numbers for θ_{JC} are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The θ_{JA} numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

Oscillator Timing Capacitor 470pF	to 20μF
Available Deadtime Range at 40KHz 5%	6 to 50%
Operating Junction Temperature Range:	
SG1526B55°C	to 125°C
SG2526B25°C	to 85°C
SG3526B 0°C	; to 70°C

Note 2. Range over which the device is functional.

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1526B with -55°C $\leq T_A \leq 125°$ C, SG2526B with -25°C $\leq T_A \leq 85°$ C, SG3526B with 0°C $\leq T_A \leq 70°$ C, and $V_{\mathbb{N}} = 15$ V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions	SG15	SG1526B/2526B			SG3526B			
Falalletei	Test Conditions		Тур.	Max.	Min.	Тур.	Max.	Units	
Reference Section (Note 3)	Reference Section (Note 3)								
Output Voltage	$T_1 = 25^{\circ}C$	4.95	5.00	5.05	4.90	5.00	5.10	V	
Line Regulation	$V_{IN} = 8 \text{ to } 35 \text{V}$		7	10		10	20	mV	
Load Regulation	$I_1 = 0$ to 20mA		10	20		10	25	mV	
Temperature Stability (Note 9)	Över Operating T		15	50		15	50	mV	
Total Output Voltage Range (Note 9)		4.90	5.00	5.10	4.85	5.00	5.15	V	
Short Circuit Current	$V_{REF} = 0V$	25	50	125	25	50	125	mA	
Undervoltage Lockout Section									
RESET Output Voltage	$V_{REF} = 3.8V$		0.2	0.4		0.2	0.4	V	
RESET Output Voltage	$V_{\text{REF}}^{\text{NEF}} = 4.8 \text{V}$	2.4	4.8		2.4	4.8		V	


ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions		SG1526B/2526B			SG3526B		
Faiallieter				Max.				Unit
Oscillator Section (Note 4)								
Initial Accuracy	$T_{\downarrow} = 25^{\circ}C$		±3	±8		±3	±8	%
Voltage Stability	$V_{IN} = 8 \text{ to } 35 \text{V}$		0.5	1.0		0.5	1.0	%
Temperature Stability (Note 9)	Over Operating T		7	10		3	5	%
Minimum Frequency (Note 9)	$R_{T} = 150 K\Omega, C_{T} = 20 \mu F$			1.0			1.0	Hz
Maximum Frequency	$R_T = 2K\Omega, C_T = 470pF$	500			500			KHz
Sawtooth Peak Voltage	$V_{IN} = 35V$	2.5	3.0	3.5	2.5	3.0	3.5	V
Sawtooth Valley Voltage	$V_{IN} = 8V$	0.5	1.0	1.1	0.5	1.0	1.1	V
SYNC Pulse Width	$R_{L}^{"} = 2.0 K\Omega$ to V_{REF}		1.0	2		1.0	2	μs
Error Amplifier Section (Note 5)		1						
Input Offset Voltage	$R_s \le 2K\Omega$		2	5		2	10	mV
Input Bias Current	5		-350	-1000		-350	-2000	
Input Offset Current			35	100		35	200	nA
DC Open Loop Gain	$R_1 \ge 10M\Omega$	64	72		60	72		dB
High Output Voltage	V_{PIN1}^{L} - $V_{PIN2} \ge 150 \text{mV}$, $I_{SOURCE} = 100 \mu \text{A}$	3.6	4.2		3.6	4.2		V
Low Output Voltage	V_{PIN2} - $V_{PIN1} \ge 150 \text{mV}$, $I_{SINK} = 100 \mu \text{A}$		0.2	0.4		0.2	0.4	V
Common Mode Rejection	$R_{s}^{PIN2} \leq 2K\Omega$	70	94		70	94		dB
Supply Voltage Rejection	$V_{IN} = 8V$ to 35V	$V_{\rm N} = 8V \text{ to } 35V$ 66 80			66	80		dB
PWM Comparator Section (Note 4	4)							
Minimum Duty Cycle	V _{COMPENSATION} = 0.4V			0			0	%
Maximum Duty Cycle	$V_{\text{COMPENSATION}} = 3.6 V$	45	49		45	49		%
Digital Ports (SYNC, SHUTDOW		1						
HIGH Output Voltage	$I_{SOURCE} = 40 \mu A$	2.4	4		2.4	4		V
LOW Output Voltage	I _{SINK} = 3.6mA		0.2	0.4		0.2	0.4	V
HIGH Input Current	$V_{\parallel}^{\text{SINK}} = 2.4 \text{V}$		-125	-200		-125	-200	μA
LOW Input Current	$V_{\mu}^{H} = 0.4V$		-225	-360		-225	-360	μA
SHUTDOWN Delay to Output	(Note9)		_	200			200	ns
Current Limit Comparator Section	on (Note 6)			1				
Sense Voltage	$R_s \le 50\Omega$	90	100	110	80	100	120	mV
Input Bias Current			-3	-10		-3	-10	μA
Delay to Output (Note 9)				400		_	400	ns
Soft-Start Section								-
Error Clamp Voltage	$\overline{RESET} = 0.4 V$		0.1	0.4.		0.1	0.4.	V
C _s Charging Current	RESET = 2.4V	50	100	150	50	100	150	μA
Output Drivers (each output) (No			1	1				
HIGH Output Voltage	I _{SOURCE} = 20mA	12.5	13.5		12.5	13.5		V
	I _{SOURCE} = 100mA	12	13		12	13		V
LOW Output Voltage	$I_{\text{child}} = 20 \text{mA}$		0.2	0.3		0.2	0.3	V
	I _{SINK} = 100mA		1.2	2		1.2	2	V
Collector Leakage	$V_{c} = 40V$		50	150		50	150	μA
Rise Time	$C_{L} = 1000 pF$		0.3	0.4		0.3	0.4	μs
Fall Time	$C_{1} = 1000 pF$		0.1	0.15		0.1	0.15	μs
Power Consumption Section (No	te 8)							
Standby Current	SHUTDOWN = 0.4V		18	30		18	30	mA
•								
Note 3. $I_{L} = 0mA$	Note 7. $V_c = 1$	υvc						

Note 3. $I_{L} = 0mA$ Note 4. $F_{OSC} = 40KHz (R_{T} = 4.12K\Omega \pm 1\%, C_{T} = .01\mu F \pm 1\%, R_{D} = 0\Omega)$ Note 5. $V_{CM} = 0$ to 5.2V Note 6. $V_{CM} = 0$ to 12V


Note 7. $V_{\rm C}$ = 15V Note 8. $V_{\rm IN}$ = 35V Note 9. These parameters, although guaranteed over the recommended operating conditions, are not tested in production.

SG1526B/SG2526B/SG3526B




SG1526B/SG2526B/SG3526B

CHARACTERISTIC CURVES (continued)



STANDBY CURRENT VS. SUPPLY VOLTAGE



OUTPUT DRIVER DEADTIME VS. C_T VALUE






FIGURE 12. OUTPUT DRIVER DEADTIME VS. R_D VALUE








FIGURE 13. SUPPLY CURRENT VS. OUTPUT FREQUENCY





FIGURE 14. SUPPLY CURRENT VS. OUTPUT FREQUENCY









FIGURE 16. OSCILLATOR FREQUENCY TEMPERATURE STABILITY

FIGURE 17. OUTPUT DRIVER SATURATION VOLTAGE

FIGURE 18. SHUTDOWN INPUT TO DRIVER OUTPUT DELAY




APPLICATION INFORMATION

VOLTAGE REFERENCE

The reference regulator of the SG1526B is a "band-gap" type; that is, the precision +5 volt output is derived from the very predictable base-emitter voltage of an NPN transistor. Since this is a sub-surface phenomenon, the resulting output exhibits excellent stability compared to earlier surface-breakdown zener designs.

The reference output is stabilized at input voltages as low as +8 volts, and can provide up to 20mA of load current to external circuitry. An external PNP transistor can be used to boost the available current to many hundreds of mA. A rugged low-frequency audiotype transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillation.




EXTENDING REFERENCE OUTPUT CURRENT

FIGURE 20

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit protects the SG1526B and the power devices it controls from inadequate supply voltage. If +V_{IN} is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a merged bandgap reference and comparator circuit which is active when the reference voltage has risen to $2V_{BE}$ or 1.2 volts at 25°C. When the reference voltage rises to approximately +4.4 volts, the circuit enables the output drivers and releases the RESET pin, allowing a normal softstart. The comparator has 200mV of hysteresis to minimize oscillation at the trip point. When +V_{IN} to the PWM is removed and the reference drops to +4.2 volts, the undervoltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.




TO RESET

FIGURE 21. SIMPLIFIED UNDERVOLTAGE LOCKOUT

The SG1526B can operate from a +5 volt supply regulated to within ±4% by connecting the V_{REF} pin to the +V_{IN} pin.

SOFT-START CIRCUIT

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When <u>supply</u> voltage is first applied to the SG1526B, the undervoltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal 100µA current source to charge C_s. Q2 clamps the error amplifier output to 1.0 V_{BE} above the voltage on C_s. As the soft-start voltage ramps up to +5 volts, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null. Figure 7 gives the timing relationship between C_s ramp time to 100% duty cycle.



\$20K

Q1

SYNC

SHUTDOWN

OR RESET

APPLICATION INFORMATION (continued)

DIGITAL CONTROL PORTS

The three digital control ports of the SG1526B are bidirectional. Each pin can drive TTL and 5 volt CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators, fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start capacitor. The logic threshold is +1.1 volts at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2K pull-up resistor to +5 volts.



TO

NTERNAL

LOGIC

OSCILLATOR

The oscillator is programmed for frequency and dead time with three components: $R_T C_T$, and R_D . Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

- 1. With $R_{D} = 0\Omega$ (pin 11 shorted to ground) select values for R_{T} and C_{T} from Figure 19 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V_c terminal is the same as the oscillator frequency.
- 2. If more dead time is required, select a larger value of $R_{_D}$ using Figure 14 as a guide. At 40 KHz dead time increases by 300 ns/ Ω .
- Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R_τ slightly to bring the frequency back to the nominal design value.

The SG1526B can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5 μ Sec wide at the SYNC pin will then lock the oscillator to the external frequency.

ERROR AMPLIFIER

The error amplifier is a transconductance design, with an output impedance of 2 megohms. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100 pF, the amplifier has an open-loop pole at 400 Hz.

The input connections to the error amplifier and determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 25A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0 volt reference voltage, as shown in Figure 25B. Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All C_T terminals are connected to the C_T pin of the master, and all SYNC terminals are likewise connected to the SYNC pin of the master. Slave R_T terminals should not be left open; at least 50K should be connected from each pin to ground. Slave R_D terminals may be either left open or grounded.

V_{REF}

40K

02




FIGURE 24. OSCILLATOR CONNECTIONS ANDD WAVEFORMS





FIGURE 25. ERROR AMPLIFIER CONNECTIONS

APPLICATION INFORMATION (continued)

OUTPUT DRIVERS

The totem-pole output drivers of the SG1526B are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16,

or from the $+V_c$ pin, as required. Curves for the saturation voltage at these outputs as a function of load current are found in Figure 17.



SG1526B/SG2526B/SG3526B

Package	Part No. T	Ambient emperature Range	Connection Diagram
18-PIN CERAMIC DIP J - PACKAGE	SG1526BJ/883B JAN1526BJ SG1526BJ/DESC SG1526BJ SG2526BJ SG3526BJ	-55°C to 125°C -55°C to 125°C -55°C to 125°C -55°C to 125°C -55°C to 125°C 0°C to 70°C	+ ERROR $\begin{bmatrix} 1 \\ -ERROR \\ -ERROR \\ -ERROR \\ 2 \\ 17 \\ +V_N \\ COMPENSATION \\ COMPENSATION \\ RESET \\ -5 \\ -CURRENT SENSE \\ - CURRENT SENSE \\ - T \\ - T \\ - CURRENT SENSE \\ - T \\ -$
18-PIN PLASTIC DIP N - PACKAGE	SG2526BN SG3526BN	-25°C to 85°C 0°C to 70°C	$R_{T} = 9 10 C_{T}$
18-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE	SG2526BDW SG3526BDW	-25°C to 85°C 0°C to 70°C	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE	SG1526BL/883B SG1526BL	-55°C to 125°C -55°C to 125°C	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Note 1. Contact factory for JAN and DESC product availability. 2. All parts are viewed from the top.