




SUPER-SEMI



SUPER-MOSFET

Super Gate Metal Oxide Semiconductor Field Effect Transistor

100V Super Gate Power MOSFET
SG*100N042

Rev. 0.9
Jul. 2021

www.supersemi.com.cn

SGB100N042/SGP100N042

100V N-Channel MOSFET


Description

The SG-MOSFET uses advanced trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of RDS(ON) and gate charge. This device is ideal for power switching applications, high frequency circuits and uninterruptible power supplies.


Features

- V_{DS} 100V
- I_D (at V_{GS}=10V) 120A
- Typ. R_{DS(on)} (at V_{GS}=10V) 3.7mΩ
- Low Gate Charge (typ. Q_G = 71nC)
- 100% avalanche tested

SGB100N042



SGP100N042



Absolute Maximum Ratings

Symbol	Parameter	SGB_P100N042	Unit
V _{DS}	Drain-Source Voltage	100	V
I _D	Continuous Drain Current - TC = 25°C - TC = 100°C	120* 75*	A
I _{DM}	Drain Current - Pulsed (Note 1)	480*	A
V _{GS}	Gate-Source voltage	±20	V
I _{AS}	Avalanche Current, single pulse (Note 5)	38	A
E _{AS}	Avalanche Energy, single pulse, L=1mH (Note 5)	720	mJ
P _D	Power Dissipation - TC = 25°C (Note 2)	120	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	SGB_P100N042	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.0	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink Typ.	0.5	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	°C/W



Electrical Characteristics TC = 25°C unless otherwise noted

SUPER

SGB100N042/SGP100N042 100V N-Channel MOSFET

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Off Characteristics						
BVDSS	Drain-Source Breakdown Voltage	VGS = 0V, ID = 250µA, TJ = 25°C	100	110	-	V
IDSS	Zero Gate Voltage Drain Current	VDS=100V, VGS=0V, TJ=25°C VDS=80V, VGS=0V, TJ=85°C	-	-	10	µA µA
IGSSF	Gate-Body Leakage Current, Forward	VGS = 20V, VDS = 0V	-	-	100	nA
IGSSR	Gate-Body Leakage Current, Reverse	VGS = -20V, VDS = 0V	-	-	-100	nA
On Characteristics						
VGS(th)	Gate Threshold Voltage	VDS = VGS, ID = 250µA	2.0	2.8	3.5	V
RDS(on)	Static Drain-Source On-Resistance	VGS = 10V, ID = 50A	-	3.7	4.2	mΩ
Rg	Gate resistance	VGS=0V, VDS=0V, f=1MHz	-	1.4	-	Ω
Dynamic Characteristics						
Ciss	Input Capacitance	VDS = 50V, VGS = 0V, f=1MHz	-	4440	-	pF
Coss	Output Capacitance		-	775	-	pF
Crss	Reverse Transfer Capacitance		-	13	-	pF
Switching Characteristics						
td(on)	Turn-On Delay Time	VDS = 50V, RG = 5Ω, ID = 25A , VGS = 10V (Note 3, 4)	-	28	-	ns
tr	Turn-On Rise Time		-	17	-	ns
td(off)	Turn-Off Delay Time		-	53	-	ns
tf	Turn-Off Fall Time		-	32	-	ns
Qg	Total Gate Charge	VDS = 50V, ID = 25A, VGS = 0~10V (Note 3, 4)	-	71	-	nC
Qgs	Gate-Source Charge		-	18.1	-	nC
Qgd	Gate-Drain Charge		-	17.8	-	nC
Vplateau	Gate plateau voltage		-	4.2	-	V
Drain-Source Diode Characteristics and Maximum Ratings						
Is	Maximum Continuous Drain-Source Diode Forward Current	-	-	120	A	
ISM	Maximum Pulsed Drain-Source Diode Forward Current	-	-	480	A	
VSD	Drain-Source Diode Forward Voltage	VGS = 0V, Is = 50A	-	0.9	1.4	V
trr	Reverse Recovery Time	VGS = 0V, VDS = 50V, IS = 25A, dIF/dt =100A/µs	-	85	-	ns
Qrr	Reverse Recovery Charge		-	0.25	-	µC
Irrm	Peak Reverse Recovery Current		-	6	-	A

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature $TJ(MAX)=150^{\circ}C$. Ratings are based on low frequency and duty cycles to keep initial $TJ=25^{\circ}C$.
2. The power dissipation PD is based on $TJ(MAX)=150^{\circ}C$, using $\leq 10s$ junction-to-ambient thermal resistance.
3. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
4. Essentially Independent of Operating Temperature Typical Characteristics
5. $V_{DD}=50V$, $L=1mH$, $Rg=25\Omega$, Starting $TJ=25^{\circ}C$

Typical Performance Characteristics




Figure 1: Continuous Drain Current vs Temperature




Figure 2: Power Dissipation




Figure 3: Typ. output characteristics




Figure 4: Maximum Forward Biased Safe Operating Area

Typical Performance Characteristics




Figure 5: Typ. drain-source on resistance




Figure 6: On-Resistance vs Junction Temperature





Figure 7: Drain-Source Breakdown Voltage


 Figure 8: V_{th} vs Junction Temperature

Typical Performance Characteristics




Figure 9: Gate-Charge Characteristics




Figure 10: Capacitance Characteristics




Figure 11: Body-Diode Characteristics




Figure 12: Maximum Transient Thermal Impedance





SUPER



Test circuits

SGB100N042/SGP100N042 100V N-Channel MOSFET

Gate Charge Test Circuit and Waveform



Resistive Switching Test Circuit and Waveforms









Test circuits

SUPER

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Package Outline

TO-263





COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
A	4.27	4.57	4.87
A1	1.22	1.27	1.42
A2	2.39	2.69	2.99
A3	0.00	0.13	0.20
b	0.70	0.81	1.01
b1	1.17	1.27	1.50
c	0.30	0.38	0.53
D1	8.40	8.70	9.00
D2	5.33	6.33	6.63
D3	4.54	5.54	5.84
D4	6.60	7.60	8.00
E	9.88	10.16	10.50
E2	9.80	10.10	10.40
E3	4.94	5.94	6.24
E4	6.67	7.67	7.97
E5	7.06	8.06	8.36
e		2.54	BSC
H	14.70	15.10	15.50
H2	1.00	1.27	1.50
L	2.00	2.30	2.60
L1	1.35	1.55	1.75
L4		0.25	BSC
θ	0°	5°	9°



Package Outline

TO-220



COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
A	4.40	4.57	4.70
A1	1.27	1.30	1.37
A2	2.35	2.40	2.50
b	0.77	0.80	0.90
b2	1.17	1.27	1.36
c	0.48	0.50	0.56
D	15.40	15.60	15.80
D1	9.00	9.10	9.20
DEP	0.05	0.10	0.20
E	9.80	10.00	10.20
E1	—	8.70	—
E2	9.80	10.00	10.20
φP1	1.40	1.50	1.60
e	2.54BSC		
e1	5.08BSC		
H1	6.40	6.50	6.60
L	12.75	13.50	13.65
L1	—	3.10	3.30
L2	2.50REF		
φP	3.50	3.60	3.63
Q	2.73	2.80	2.87
θ1	5°	7°	9°
θ2	1°	3°	5°
θ3	1°	3°	5°



DISCLAIMER

SUPER SEMICONDUCTOR reserves the right to make changes WITHOUT further notice to any products herein to improve reliability, function, or design.

For documents and material available from this datasheet, SUPER SEMICONDUCTOR does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, SUPER SEMICONDUCTOR hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

The products shown herein are not designed for use as critical components in medical, life-saving, or life-sustaining applications, whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Customers using or selling SUPER SEMICONDUCTOR products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify SUPER SEMICONDUCTOR for any damages arising or resulting from such use or sale.

INFORMATION

For further information on technology, delivery terms and conditions and prices, please contact SUPER SEMICONDUCTOR office or website (www.supersemi.com.cn).