

# 3V to 17V, 300mA Buck Converter with Adjustable Enable Threshold and Hysteresis

## GENERAL DESCRIPTION

The SGM61103 is an easy-to-use synchronous Buck DC/DC converter optimized for low-power applications. A high switching frequency of 1MHz (TYP) allows the use of small inductors and provides fast transient response as well as high output voltage accuracy by using AHP-COT control topology.

With its wide operating input voltage range of 3V to 17V and low quiescent current, SGM61103 is ideally suited for battery-powered systems. The SGM61103 works in power-save mode to ensure the highest efficiency at light load conditions.

The SGM61103 supports up to 300mA continuous output current at wide output voltages between 1.2V and 10V. Lower-power EN comparator with precise threshold and hysteresis can be used as the input supply voltage supervisor (SVS). More hysteresis is possible by combining with EN\_HYS pin. PG pin is also provided as output voltage indicator.

The SGM61103 is available in a Green TDFN-2×2-8AL package.

## TYPICAL APPLICATION




Figure 1. Typical Application Circuit

## **FEATURES**

• AHP-COT Control Topology

Input Voltage Range: 3V to 17V

• Output Voltage Range: 1.2V to 10V

• Quiescent Current: 28µA (TYP)

• Shutdown Current: 450nA (TYP)

Switching Frequency: Up to 1MHz

• EN Pin with Precise Threshold

 EN\_HYS Pin for Additional Hysteresis Programming

• 100% Duty Cycle Mode


Power Good Indicator

Output Discharge

Available in a Green TDFN-2×2-8AL Package

## **APPLICATIONS**

Embedded Processing
Battery-Powered Systems
9V to 15V Standby Power Supply
Energy Harvesting
Inverter (Negative V<sub>OUT</sub>)




## PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE SPE DESCRIPTION RA		ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM61103	TDFN-2×2-8AL	-40°C to +125°C	SGM61103XTDE8G/TR	0EH XXXX	Tape and Reel, 3000

#### MARKING INFORMATION

NOTE: XXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

#### **ABSOLUTE MAXIMUM RATINGS**

Input Voltage Range	
VIN	0.3V to 20V
SW (DC)	0.3V to V <sub>IN</sub> + 0.3V
SW (AC, Less than 10ns)	3V to 23.5V
EN	0.3V to V <sub>IN</sub> + 0.3V
FB	0.3V to 3.6V
VOS, PG	0.3V to 12V
EN_HYS	0.3V to 7V
Power Good Sink Current, I <sub>PG</sub>	10mA
EN_HYS Sink Current, I <sub>EN_HYS</sub>	3mA
Package Thermal Resistance	
TDFN-2×2-8AL, θJA	66°C/W
TDFN-2×2-8AL, θ <sub>JB</sub>	31.2°C/W
TDFN-2×2-8AL, θ <sub>JC (TOP)</sub>	83.6°C/W
TDFN-2×2-8AL, θ <sub>JC (BOT)</sub>	12.3°C/W
Junction Temperature	+125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	2000V
CDM	1000V

#### RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V <sub>IN</sub>	3V to 17V
Output Current, IOUT	
3V ≤ V <sub>IN</sub> < 6V	200mA
6V ≤ V <sub>IN</sub> ≤ 17V	300mA
Operating Junction Temperature, T	40°C to +125°C

#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

# **PIN CONFIGURATION**



# **PIN DESCRIPTION**

PIN	NAME	I/O	FUNCTION
1	GND	G	Ground Pin.
2	VIN	Р	Input Voltage Pin.
3	EN	I	Active High Enable Input. Pull up to 1.22V to enable the device or pull down to 1.15V to disable it. Connect an external resistor to EN_HYS pin to increase the hysteresis if needed. Do not leave this pin unconnected.
4	EN_HYS	0	Enable Hysteresis Open-Drain Output. This pin is pulled to GND when the rising voltage on the EN pin is below 1.22V or the falling voltage on the EN pin is above 1.15V. The pin is high-impedance once the EN voltage rises above 1.22V or falls below 1.15V. Connect EN_HYS pin to GND or leave it floating if it is not used.
5	FB	I	Feedback Pin. Connect a resistor divider between the output voltage sense point and ground, and tap it to the FB pin to set the output voltage.
6	vos	I	Output Voltage Sense Pin. Connect this pin to the output voltage of the DC/DC converter.
7	SW	0	Switch Node of the Power Converter. Connect it to the output inductor.
8	PG	0	Power Good Indicator. This pin is open-drain output. It is released to go high if the device is in power good status. Pull up this pin to a 10V or less voltage rail. It can be left open if not used.
-	Exposed Pad	G	Exposed Thermal Pad. Connect it to GND.


NOTE: I = input, O = output, P = power, G = ground.


# **ELECTRICAL CHARACTERISTICS**


( $T_J$  = -40°C to +125°C,  $V_{IN}$  = 12V, typical values are at  $T_J$  = +25°C, unless otherwise noted.)


PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS
Supply Voltage							
Input Voltage Range	V <sub>IN</sub>			3		17	V
Output Voltage Range	V <sub>out</sub>			1.2		10	V
		I <sub>OUT</sub> = 0mA, not switching,			28	42	
Outle count Oursell		$V_{EN} = V_{IN}$ , regulator in SI $I_{OUT} = 0$ mA, switching,	V <sub>EN</sub> = V <sub>IN</sub> , regulator in sleep		00		
Quiescent Current	ΙQ	$V_{\text{IN}} = 7.2 \text{V}, V_{\text{OUT}} = 1.2 \text{V}, L = 22 \mu \text{H}$ Enable comparator on, $V_{\text{IN}} = 5 \text{V}$ ,			30		μA
		$V_{EN} = 1.1V$ , DC/DC conv	verter off		1.7	6	
Active Mode Current Consumption	I <sub>ACTIVE</sub>	$V_{IN} = V_{OUT} = 5V, T_A = +2$	5°C, high-side		290	550	μA
Chutdaur Cumant	_	MOSFET switch fully turn Enable comparator off, V	V <sub>IN</sub> = 5V,		0.45		
Shutdown Current	I <sub>SD</sub>	$V_{EN} < 0.4V$ , $V_{OUT} = V_{SW}$			0.45	4	μA
Under-Voltage Lockout Threshold	V <sub>UVLO_F</sub>	V <sub>IN</sub> falling		2.65	2.77		V
	V <sub>UVLO_R</sub>	V <sub>IN</sub> rising			2.87	2.95	
Enable Threshold and Hysteresis (EN, EN_I	HYS)	<del></del>			ı		<del> </del>
EN Pin Threshold	V <sub>TH_EN_ON</sub>	_	V <sub>EN</sub> rising		1.22	1.35	V
	$V_{\text{TH\_EN\_OFF}}$	V <sub>IN</sub> = 3V to 17V	V <sub>EN</sub> falling	1.02	1.15		V
EN Pin Hysteresis	V <sub>TH_EN_HYS</sub>		Hysteresis		70		mV
Input Bias Current into EN Pin	I <sub>IN_EN</sub>	V <sub>EN</sub> = 1.3V			5	50	nA
EN_HYS Pin Output Low	V <sub>EN_HYS</sub>	$I_{EN\_HYS} = 1mA$ , $V_{EN} = 1.1$	V			0.4	V
Input Bias Current into EN_HYS Pin	I <sub>IN_EN_HYS</sub>	V <sub>EN_HYS</sub> = 1.3V			10	50	nA
Power Switch							
High-side MOSFET On-Resistance		V <sub>IN</sub> = 3V, I <sub>OUT</sub> = 100mA			1.95	3.2	
Trigit-side MOOI ET OT-Nesistance	R <sub>DSON</sub>	$V_{IN} = 12V, I_{OUT} = 100mA$	1		1.45	2.4	Ω
Low-side MOSFET On-Resistance		V <sub>IN</sub> = 3V, I <sub>OUT</sub> = 100mA			0.7	1.2	32
Low-side MOSFET Off-Resistance		V <sub>IN</sub> = 12V, I <sub>OUT</sub> = 100mA			0.55	0.9	
Switch Current Limit High-side MOSFET	I <sub>LIMF</sub>	V <sub>IN</sub> = 12V		600	750	1050	mA
Thermal Shutdown	T <sub>SD</sub>	Increasing junction temp	oerature		150		°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	Decreasing junction tem	perature		20		°C
Output							
Switching Frequency	f <sub>SW</sub>	$V_{IN} = 12V, V_{OUT} = 3.3V,$	I <sub>OUT</sub> = 300mA		1		MHz
Internal Reference Voltage of Error Amplifier	$V_{REF\_FB}$				0.808		V
Feedback Voltage Accuracy		Referred to V <sub>REF_FB</sub>		-2.2		2.2	%
Feedback Voltage Line Regulation	$V_{FB}$	V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 100n L = 15μH, C <sub>OUT</sub> = 10μF			-0.01		%/V
Feedback Voltage Load Regulation		$V_{OUT} = 3.3V, I_{OUT} = 1mA$ L = 15µH, C <sub>OUT</sub> = 10µF	to 300mA, V <sub>IN</sub> = 12V,		-0.002		%/mA
Input Bias Current into FB Pin	I <sub>IN_FB</sub>	V <sub>FB</sub> = 0.8V			0.1	10	nA
Regulator Startup Time	t <sub>START</sub>	V <sub>IN</sub> = 5V, EN high to sta	rt switching		230		
Output Voltage Ramp Time	t <sub>RAMP</sub>	First pulse to 95% V <sub>OUT</sub> (TYP), I <sub>OUT</sub> = 0.3A			460		μs
Leakage Current into SW Pin	I <sub>LK_SW</sub>	V <sub>OS</sub> = V <sub>IN</sub> = V <sub>SW</sub> = 1.8V, V <sub>EN</sub> = GND			0.002	0.1	μΑ
Bias Current into VOS Pin	I <sub>IN_VOS</sub>	$V_{OS} = V_{IN} = V_{SW} = 1.8V, V_{EN} = GND$			3	50	nA
Power Good Output (PG)		•		-			
Dawan Cood Threshold Vallege		Rising V <sub>FB</sub> feedback voltage		92	95	98	0.
Power Good Threshold Voltage	$V_{TH\_PG}$	Falling V <sub>FB</sub> feedback voltage			90	92	%
PG Pin Low-Level Output Voltage	V <sub>OL</sub>	Current into PG pin, I <sub>PG</sub> = 0.4mA				0.2	V
PG Pin High-Level Output Voltage	V <sub>OH</sub>	Open-drain output, external pull-up resistor				10	V
Bias Current into PG Pin	I <sub>IN_PG</sub>	$V_{PG} = 3V, V_{EN} = 1.3V, V_{F}$	<sub>B</sub> = 0.85V		10	50	nA


# TYPICAL PERFORMANCE CHARACTERISTICS





















































































# **FUNCTIONAL BLOCK DIAGRAM**




Figure 2. SGM61103 Block Diagram

## **DETAILED DESCRIPTION**

#### **Overview**

The SGM61103 is a high efficiency Buck switching regulator with wide input voltage range of 3V to 17V. It operates at a quasi-fixed frequency of 1MHz and uses AHP-COT PWM control for the moderate to heavy load range. In order to achieve quasi-fixed frequency, it adjusts on-time adaptively according to input voltage and output voltage fed by the output voltage sense (VOS) pin. For low converter drop, it can operate at 100% duty cycle.

The SGM61103 transitions seamlessly from PWM mode to pulse frequency modulation (PFM) once the inductor current becomes discontinuous. At lighter load conditions, it shifts to the power-save mode (PSM) to minimize the losses. It also shuts down most of the internal circuits in power-save mode. In this mode, one or a few PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal value again and the switches will be turned off. In power-save mode, the output voltage is slightly higher than the nominal output voltage.

## **Under-Voltage Lockout Protection**

Preventing from faulty logic in the internal circuit due to low input supply voltage, the device includes an under-voltage lockout (UVLO). The UVLO threshold is set to 2.87V for  $V_{\text{IN}}$  rising and 2.77V for  $V_{\text{IN}}$  falling. The device starts operation when the input voltage rises above the rising threshold and shuts down when the input voltage falls below the falling threshold. The hysteresis between rising and falling threshold ensures proper startup.

## **Enable Input (EN / EN\_HYS)**

In addition to the UVLO, the device includes an EN pin which can enable or disable the device. When the input voltage is above the UVLO threshold and the voltage at EN pin is above  $V_{TH\_EN\_ON}$  (1.22V), the device enters soft-start and ramps up the output voltage after a delay of 230µs. When the voltage at EN pin is below  $V_{TH\_EN\_OFF}$  (1.15V), the device will be shut down. The

hysteresis between  $V_{TH\_EN\_ON}$  and  $V_{TH\_EN\_OFF}$  is 70mV. The EN pin cannot be floated. If there is no need to control the EN function separately, connecting it to the  $V_{IN}$ .

EN\_HYS is an open-drain output driven by EN comparator. EN\_HYS is pulled to ground if the input voltage is above  $V_{\text{UVLO}_{-R}}$  and the voltage at EN pin is below  $V_{\text{TH}_{-EN}_{-ON}}$ . When the voltage at EN pin is above  $V_{\text{TH}_{-EN}_{-ON}}$ , EN\_HYS becomes high-impedance state. The EN\_HYS can be used as an adjustable input supply voltage supervisor (SVS) to start and stop the DC/DC converter depending on the input voltage level.




Figure 3. Using the Enable Comparator Threshold and Hysteresis

The input voltage level,  $V_{\text{IN\_STARTUP}}$ , at which the device startup is set by the resistors  $R_{\text{EN1}}$  and  $R_{\text{EN2}}$  and can be calculated by:

$$V_{\text{IN\_STARTUP}} = V_{\text{TH\_EN\_ON}} \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}}}\right) = 1.22V \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}}}\right) \quad \text{(1)}$$

After selecting R<sub>EN1</sub>, R<sub>EN2</sub> can be selected by:

$$R_{EN2} = R_{EN1} \times \frac{1.22V}{V_{IN STARTUP} - 1.22V}$$
 (2)

If R<sub>EN2</sub> is selected first, R<sub>EN1</sub> can be calculated by:

$$R_{EN1} = R_{EN2} \times \left( \frac{V_{IN\_STARTUP}}{1.22V} - 1 \right)$$
 (3)

# **DETAILED DESCRIPTION (continued)**

The input voltage level  $V_{\text{IN\_STOP}}$  at which the device will stop operation is set by  $R_{\text{EN1}}$ ,  $R_{\text{EN2}}$  and  $R_{\text{EN\_HYS}}$  and can be calculated by:

$$\begin{split} V_{\text{IN\_STOP}} &= V_{\text{TH\_EN\_OFF}} \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}} + R_{\text{EN\_HYS}}}\right) \\ &= 1.15 V \times \left(1 + \frac{R_{\text{EN1}}}{R_{\text{EN2}} + R_{\text{EN\_HYS}}}\right) \end{split} \tag{4}$$

The resistor value  $R_{\text{EN\_HYS}}$  can be calculated according to:

$$R_{EN\_HYS} = R_{EN1} \times \frac{1.15}{V_{IN\_STOP} - 1.15} - R_{EN2}$$
 (5)

The current through the resistors  $R_{\text{EN1}}$ ,  $R_{\text{EN2}}$ , and  $R_{\text{EN\_HYS}}$  should be higher than 1µA. In applications operating over the full temperature range and in noisy environments, the resistor values can be reduced to smaller values.




Figure 4. Using the EN Comparator as Input SVS for Proper V<sub>OUT</sub> Ramp-Up

#### **Soft Startup**

A 460µs internal soft-start circuit is included to prevent input inrush current and voltage drops during startup. This circuit slowly ramps up the error amplifier reference voltage after exiting the shutdown state or under-voltage lockout (UVLO). Slow increase of the output voltage prevents the excessive inrush current for charging the output capacitors and creates a smooth output voltage rise. The other advantage of a soft-start is avoiding supply voltage drops especially on the high internal impedance sources such as the primary cells and rechargeable batteries.

The SGM61103 is also capable of starting with a pre-biased output capacitor when it is powered up or enabled. When the device is turned on, a bias on the

output may exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output may not drop during the off period and the device must restart under pre-biased output condition. The output ramp is automatically initiated with the bias voltage and ramps up to the nominal output value. Without the pre-biased capability, the device may not be able to start up properly.

Large output capacitors and high load currents may exceed the current capability of the device during startup. The high-side MOSFET switch current limit may be triggered during startup, and the maximum output current provided by device is half of the current limit  $I_{\text{LIM}}$ . In this case, the startup ramp of the output voltage will be slower.

## **Power Good Output**

The PG pin is an open-drain output. PG requires a pull-up resistor. PG pin is pulled to GND before the output voltage is above 95% of the nominal voltage. After FB voltage reaches 95% of  $V_{REF}$ , the PG pin is pulled high immediately. When the FB voltage drops below 90% of  $V_{REF}$ , the PG pin will be pulled to GND. Leave the PG pin unconnected when not used. Table 1 shows how the PG state is changed in different conditions.

**Table 1. PG Output Logic** 

Device Cor	Logic Status		
Device Coi	iditions	Hi-Z	Low
Fnable	V <sub>EN</sub> = High, V <sub>FB</sub> ≥ V <sub>PG</sub>	√	
Ellable	V <sub>EN</sub> = High, V <sub>FB</sub> ≤ V <sub>PG</sub>		~
Shutdown	V <sub>EN</sub> = Low		<b>√</b>
Thermal Shutdown	$T_A > T_{SD}$		~
UVLO (1)	1.5V < V <sub>IN</sub> < V <sub>UVLO</sub>		<b>√</b>
Power Supply Removal (1)	V <sub>IN</sub> ≤ 1.5V	Uncert	ainty

NOTE: 1. PG is connected to VIN with  $100k\Omega$ .

The voltage connected to the pull-up resistor cannot exceed 10V. The PG output can sink current up to 0.4mA if the PG voltage is less than 0.3V. The lowest value for the pull-up resistor can be calculated by:

$$R_{PULL\_UP\_MIN} = \frac{V_{PG} - 0.3V}{0.0004A}$$
 (6)

# **DETAILED DESCRIPTION (continued)**

The PG pin can be used to discharge the output capacitor. The maximum sink current into the PG pin is 6mA. With the internal resistance  $R_{PG}$  of minimum  $400\Omega$ , the minimum pull-up resistor can be calculated by:




Figure 5. PG Open Collector Output

## **Pulse Width Modulation (PWM)**

At moderate and heavy load condition, the SGM61103 operates in PWM mode with a switching frequency of about 1MHz. The switching frequency is slightly affected by  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$  and load condition. As the load current decreases, it automatically exits PWM mode when the inductor current is discontinuous.

Typically, the on-time in PWM can be calculated by:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{sw}} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{1MHz}$$
 (8)

Then the peak current of inductor is:

$$I_{LP} = \frac{V_{IN} - V_{OUT}}{I} \times t_{ON}$$
 (9)

where:

ton: On-time of High-side switch (µs)

V<sub>IN</sub>: Input voltage (V) V<sub>OUT</sub>: Output voltage (V)

f<sub>SW</sub>: Switching frequency in PWM (MHz)

L: Inductance (µH)

I<sub>LP</sub>: Peak current of inductor (A)

#### Power-Save Mode (PSM)

At light load condition, the SGM61103 shifts to the PFM mode once the inductor current is discontinuous. If the load current further decreases, the SGM61103 enters into PSM mode when off time is longer than  $8\mu s$ . The switching frequency is reduced automatically in both PFM and PSM mode.

In PSM mode, some internal control blocks are shut down to minimize the losses. One or a few PWM pulses are sent to charge the output capacitor and then the switches are kept off. The output capacitor voltage gradually drops due to small load current and when it falls below the nominal voltage threshold, the PWM pulses resume. If the load is still low, the output will go slightly higher than normal again and the switches will be turned off. In PSM mode, the switching frequency varies with the load current. Because of the decrease of frequency, the output voltage ripple is slightly higher than that in PWM. This effect can be mitigated by a larger output capacitor.

## **Low Dropout Operation (100% Duty Cycle)**

When the input voltage reduces, the duty cycle increases to keep the output voltage constant. When the input voltage is lower than the regulation output voltage, the output voltage drops, and the SGM61103 goes into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the load current times the  $R_{\mbox{\scriptsize DSON}}$  composed by the high-side switch and inductor.

## **Current Limit Protection**

Limiting the switch current protects the switch itself and also prevents over-current in the source and the inductor. If the high-side (HS) switch current exceeds the  $I_{\text{LIM}}$  threshold, HS switch is turned off and the low-side (LS) switch will be turned on to reduce the inductor current and limit the peak value. The HS switch is turned on again once the inductor current drops to zero. At this time, the maximum output current that the device can provide is about half of the  $I_{\text{LIM}}$ .

Note that the measured peak current limit in the closed-loop and open-loop test conditions is slightly different, mainly due to the current comparator propagation delay.

#### **Thermal Shutdown Protection**

A thermal shutdown function is implemented to prevent damage caused by excessive heat and power dissipation. Once the junction temperature exceeds +150°C, the device is shut down. The device is released from shutdown automatically when the junction temperature decreases by 20°C.

## APPLICATION INFORMATION

In this section, power supply design with the SGM61103 synchronous Buck converter and selection of the external component will be explained based on the typical application that is applicable for various input and output voltage combinations.

## **Design Requirements**

Table 2 summarizes the requirements for this example as shown in Figure 6. The selected components are given in Table 3.




Figure 6. SGM61103 Application Example with 3.3V/300mA Output

**Table 2. Design Parameters for the Application Example** 

Design Parameter	Example Value
Input Voltage	4V to 17V
Output Voltage	3.3V
Output Current	≤ 300mA
Output Ripple Voltage	< 30mV

Table 3. Selected Components for the Design Example

Ref	Description
C <sub>1</sub>	10μF, 25V, X5R, 0805, Ceramic
C <sub>2</sub>	0.1μF, 25V, X5R, 0603, Ceramic
C <sub>3</sub>	10μF, 16V, X5R, 0805, Ceramic
C <sub>4</sub>	5pF, 50V, C0G, 0603, Ceramic
L	15μH, DCR <sub>TYP</sub> = 210mΩ, $I_{SAT(30\%)}$ = 1.1A, $I_{RMS(40^{\circ}C)}$ = 0.85A
R <sub>1</sub>	470kΩ, 1%, 0603, 1/16W Chip Resistor
R <sub>2</sub>	150kΩ, 1%, 0603, 1/16W Chip Resistor
R <sub>3</sub>	100kΩ, 5%, 0603, 1/16W Chip Resistor

#### Input Capacitor Selection (C<sub>IN</sub>)

High frequency decoupling input capacitors with low ESR are needed to circulate and absorb the high frequency switching currents of the converter. Place this capacitor right beside the VIN and GND pins. A  $10\mu F$  ceramic capacitor with X5R or better dielectric and 0805 or smaller size is sufficient in most cases. A larger value can be selected to reduce the input current ripple.

## Inductor Selection (L)

The important factors for inductor selection are inductance (L), saturation current (I<sub>SAT</sub>), RMS rating (I<sub>RMS</sub>), DC resistance (DCR) and dimensions. Use Equation 10 and 11 to find the inductor peak current (I<sub>L\_MAX</sub>) and peak-to-peak ripple current ( $\Delta I_L$ ) in static conditions:

$$I_{L_{MAX}} = I_{O_{MAX}} + \frac{\Delta I_{L}}{2}$$
 (10)

$$\Delta I_{L} = V_{OUT} \times \frac{1 - D}{L \times f_{OUT}}$$
 (11)

where:

IO MAX: Maximum load current

D: Duty cycle

f<sub>SW</sub>: Switching frequency in PWM

 $I_{SAT}$  should be higher than  $I_{L\_MAX}$ , and sufficient margin should be reserved. More generally, the saturation current above high-side current limit is enough. Increasing the inductance can lower the ripple current and RMS current. However, for inductors of the same series and package, the larger the inductance, the smaller the saturation current and the larger the DCR. A larger inductance also reduces dynamic response.

# **APPLICATION INFORMATION (continued)**

In applications that focus on high efficiency, it is also necessary to consider the impact of AC resistance on power supply efficiency. Usually, an inductor with quality factor > 25 at the switching frequency is selected, which can be used to characterize the AC resistance characteristic of inductor.

## **Output Voltage Setting**

An external resistor divider connected to FB pin is used for setting the output voltage. Through adjusting  $R_1$  and  $R_2$ , the output voltage can be programmed to the desired value. It is recommended to use 1% resistor to achieve good output accuracy. Calculate  $R_1$  and  $R_2$  with Equation 12.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$
 (12)

The current flowing through  $R_2$  should be higher than the current  $1\mu A$ . A lower value of  $R_2$  increases the robustness against noise injection, and higher values reduce the current consumption, which can impact the light load efficiency.

A feed-forward capacitor is recommended to improve the performance of smooth transition into power-save mode and reduce undershoot during load transient. 5pF is enough for typical applications.

## **Output Capacitor Selection (COUT)**

This device is capable of operating with low ESR ceramic capacitors to get low voltage ripple and fast response.  $10\mu F$  to  $22\mu F$  capacitors with X7R or X5R dielectric type are recommended. Minimum capacitance of output ripple criteria can be calculated from Equation 13.

$$C_{\text{out}} = \frac{\Delta I_{\text{L}}}{8 \times f_{\text{SW}} \times V_{\text{out ripple}}} \tag{13}$$

For output capacitor selection, transient response and loop stability should also be considered. Bias voltage may cause significant capacitance drops in the ceramic capacitors. The effective deviation of a ceramic capacitor can be as high as -50% to +20% of the nominal value.

## **Additional Typical Application Circuit**




Figure 7. Additional Typical Application Circuit with 1.8V Output




Figure 8. Additional Typical Application Circuit with 5V Output




# **APPLICATION INFORMATION (continued)**

## **Layout Guidelines**

A good printed-circuit-board (PCB) layout is a critical element of any high performance design. Follow the guidelines below for designing a good layout for the SGM61103.

- Place the input capacitor close to the device with the shortest possible connection traces to minimize the AC current loop.
- Share the same GND return point for the input and output capacitors and locate it as close as possible to the device GND pin to minimize the AC current loops. Place the inductor close to the switching node and connect it with a short trace to minimize the parasitic capacitances coupled to the SW node.
- Keep the signal traces like the FB sense line away from SW or other noisy sources.
- The VOS line should be connected as short as possible to the output, ideally to the VOUT pin terminal of the inductor.
- The exposed thermal pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

Refer to Figure 9 for a recommended PCB layout.







Figure 9. Layout

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

AUGUST 2024 – REV.A to REV.A.1	Page
Added Package Thermal Resistance section	2
Updated Package Outline Dimensions	21
Changes from Original (DECEMBER 2023) to REV.A	Page
Changed from product preview to production data	All

# PACKAGE OUTLINE DIMENSIONS TDFN-2×2-8AL




Comphal	Dimensions In Millimeters						
Symbol	MIN	NOM	MAX				
А	0.700	-	0.800				
A1	0.000	-	0.050				
A2		0.203 REF					
b	0.200	0.200 -					
D	1.900	-	2.100				
D1	1.450	-	1.700				
Е	1.900	1.900 -					
E1	0.750	-	1.000				
k	0.200	0.200 -					
е	0.500 BSC						
L	0.200	0.200 -					
eee		0.080					

NOTE: This drawing is subject to change without notice.

# TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**




NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TDFN-2×2-8AL	7"	9.5	2.30	2.30	1.10	4.0	4.0	2.0	8.0	Q1

## **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

# **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	•
7" (Option)	368	227	224	8	
7"	442	410	224	18	200000