

GENERAL DESCRIPTION

The SGM6611C is a fully-integrated synchronous boost converter with a 15mΩ main power switch and a 27mΩ rectifier switch. The device provides a high efficiency and small size power solution for portable equipment. The SGM6611C features wide input voltage range from 2.7V to 12V to support applications powered with single-cell or two-cell Li-Ion/Polymer batteries. The SGM6611C has 7A continuous switch current capability and is capable of providing an output voltage up to 12.6V.

The SGM6611C uses peak current control topology to regulate the output voltage. In moderate to heavy load condition, the SGM6611C works in the Pulse Width Modulation (PWM) mode. In light load condition, the SGM6611C works in the Pulse Frequency Modulation (PFM) mode to improve the efficiency. The SGM6611C also implements a built-in 4ms soft-start function and an adjustable peak switch current limit function. In addition, the device provides 13.2V output over-voltage protection, cycle-by-cycle over-current protection, and thermal shutdown protection.

The SGM6611C is available in a Green TQFN-2×2.5-11L package.

FEATURES

- **Input Voltage Range: 2.7V to 12V**
- **Output Voltage Range: 4.5V to 12.6V**
- **Up to 90% Efficiency at $V_{IN} = 3.3V$, $V_{OUT} = 9V$, and $I_{OUT} = 1.5A$**
- **Resistor-Programmable Peak Current Limit Up to 9.5A for High Pulse Current**
- **Fixed Switching Frequency: 1.1MHz (PWM Mode)**
- **4ms Built-In Soft-Start Time**
- **PFM Operation Mode at Light Load**
- **Internal Output Over-Voltage Protection at 13.2V**
- **Cycle-by-Cycle Over-Current Protection**
- **Thermal Shutdown**
- **Available in a Green TQFN-2×2.5-11L Package**

APPLICATIONS

- Bluetooth Speaker
- Quick Charge Power Bank
- Portable POS Terminal
- E-Cigarette

TYPICAL APPLICATION




Figure 1. Typical Application Circuit


PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER | PACKAGE MARKING | PACKING OPTION |
|----------|---------------------|-----------------------------|--------------------|-----------------|---------------------|
| SGM6611C | TQFN-2x2.5-11L | -40°C to +85°C | SGM6611CYTQV11G/TR | 6611C XXXXX | Tape and Reel, 3000 |

MARKING INFORMATION

NOTE: XXXXX = Date Code and Vendor Code.

XXXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

- BOOT Voltage -0.3V to $V_{SW} + 6V$
- VIN, SW, VOUT Voltages..... -0.3V to 14.5V
- EN, VCC, COMP, ILIM, FB Voltages..... -0.3V to 6V
- Package Thermal Resistance
- TQFN-2x2.5-11L, θ_{JA} 60°C/W
- Junction Temperature +150°C
- Storage Temperature Range..... -65°C to +150°C
- Lead Temperature (Soldering, 10s) +260°C
- ESD Susceptibility
- HBM..... 1500V
- CDM 1000V

RECOMMENDED OPERATING CONDITIONS

- Input Voltage Range 2.7V to 12V
- Output Voltage Range 4.5V to 12.6V
- Inductance, Effective Value, L..... 0.47µH to 2.2µH
- Input Capacitance, Effective Value, C_{IN} 10µF (MIN)
- Output Capacitance, Effective Value, C_{OUT} ... 10µF to 1000µF
- Operating Junction Temperature Range -40°C to +125°C
- Operating Ambient Temperature Range..... -40°C to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

| PIN | NAME | I/O | FUNCTION |
|-----|------|-----|--|
| 1 | NC | I | No Connection. |
| 2 | VCC | O | Output of the Internal Regulator. A ceramic capacitor of more than 1.0 μ F is required between this pin and ground. |
| 3 | FB | I | Output Voltage Feedback. |
| 4 | COMP | O | Output of the Internal Error Amplifier. The loop compensation network should be connected between this pin and the GND pin. |
| 5 | GND | - | Ground. |
| 6 | VOUT | O | Boost Converter Output. |
| 7 | EN | I | Enable Logic Input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode. |
| 8 | ILIM | O | Adjustable Switching Peak Current Limit. An external resistor should be connected between this pin and the GND pin. |
| 9 | VIN | I | IC Power Supply Input. |
| 10 | BOOT | O | Power Supply for High-side MOSFET Gate Driver. A capacitor must be connected between this pin and the SW pin. |
| 11 | SW | I | The Switching Node Pin of the Converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET. |

ELECTRICAL CHARACTERISTICS

(V_{IN} = 2.7V to 5.5V, V_{OUT} = 9V, Full = -40°C to +85°C, typical values are at T_J = +25°C, unless otherwise noted.)







| PARAMETER | | SYMBOL | CONDITIONS | TEMP | MIN | TYP | MAX | UNITS |
|---|----------|----------------------|--|-------|-------|-------|-------|-------|
| Power Supply | | | | | | | | |
| Input Voltage Range | | V _{IN} | | Full | 2.7 | | 12 | V |
| VIN Under-Voltage Lockout Threshold | | V _{IN_UVLO} | V _{IN} rising | +25°C | | 2.5 | 2.62 | V |
| | | | V _{IN} falling | +25°C | | 2.5 | 2.7 | |
| VIN Under-Voltage Lockout Hysteresis | | V _{IN_HYS} | | +25°C | | 100 | | mV |
| VCC Regulation | | V _{CC} | I _{CC} = 5mA, V _{IN} = 8V | +25°C | | 5 | | V |
| VCC Under-Voltage Lockout Threshold | | V _{CC_UVLO} | V _{CC} falling | +25°C | | 2.1 | | V |
| Operating Quiescent Current | VIN Pin | I _Q | IC enabled, no load, V _{FB} = 1.3V, V _{OUT} = 12V | +25°C | | 0.23 | 0.4 | μA |
| | VOUT Pin | | | Full | | 0.23 | 0.5 | |
| | | | | +25°C | | 90 | 130 | |
| | | | | Full | | 90 | 160 | |
| Shutdown Current into the VIN Pin | | I _{SHDN} | V _{IN} = 3.6V, IC disabled | +25°C | | 0.6 | 1.1 | μA |
| | | | | Full | | 0.6 | 1.5 | |
| Output | | | | | | | | |
| Output Voltage Range | | V _{OUT} | | Full | 4.5 | | 12.6 | V |
| Reference Voltage at the FB Pin | | V _{REF} | PWM mode | Full | 1.181 | 1.205 | 1.229 | V |
| | | | PFM mode | +25°C | | 1.207 | | |
| Leakage Current into the FB Pin | | I _{FB_LKG} | V _{FB} = 1.2V | +25°C | | 10 | 100 | nA |
| Output Over-Voltage Protection Threshold | | V _{OVP} | V _{OUT} rising | Full | 12.95 | 13.2 | 13.55 | V |
| Output Over-Voltage Protection Hysteresis | | V _{OVP_HYS} | V _{OUT} falling below V _{OVP} | +25°C | | 0.15 | | V |
| Soft Startup Time | | t _{SS} | C _{OUT} (effective) = 47μF, I _{OUT} = 0A | +25°C | | 4 | | ms |
| Error Amplifier | | | | | | | | |
| COMP Pin Sink Current | | I _{SINK} | V _{FB} = V _{REF} + 100mV, V _{COMP} = 1.2V | +25°C | | 120 | | μA |
| COMP Pin Source Current | | I _{SOURCE} | V _{FB} = V _{REF} - 100mV, V _{COMP} = 1.2V | +25°C | | 15 | | μA |
| High Clamp Voltage at the COMP Pin | | V _{CCLPH} | V _{FB} = 1.1V, R _{ILIM} = 127kΩ | +25°C | | 2 | | V |
| Low Clamp Voltage at the COMP Pin | | V _{CCLPL} | V _{FB} = 1.3V, R _{ILIM} = 127kΩ | +25°C | | 0.4 | | V |
| Error Amplifier Transconductance | | G _{EA} | V _{COMP} = 1.2V | +25°C | | 135 | | μS |
| Power Switch | | | | | | | | |
| High-side MOSFET On-Resistance | | R _{DS(ON)} | V _{CC} = 5V | +25°C | | 27 | 34 | mΩ |
| | | | | Full | | 27 | 44 | |
| Low-side MOSFET On-Resistance | | | V _{CC} = 5V | +25°C | | 15 | 20 | mΩ |
| | | | | Full | | 15 | 26 | |
| Switching Frequency | | | | | | | | |
| Switching Frequency | | f _{SW} | | +25°C | 980 | 1100 | 1270 | kHz |
| | | | | Full | 930 | 1100 | 1320 | |
| Minimum On-Time | | t _{ON_MIN} | V _{CC} = 5V | +25°C | | 120 | | ns |
| Current Limit | | | | | | | | |
| Peak Switch Current Limit | | I _{LIM} | R _{ILIM} = 127kΩ | +25°C | 8.5 | 9.5 | 10.8 | A |
| Reference Voltage at the ILIM Pin | | V _{ILIM} | | +25°C | | 1.205 | | V |

ELECTRICAL CHARACTERISTICS (continued)(V_{IN} = 2.7V to 5.5V, V_{OUT} = 9V, Full = -40°C to +85°C, typical values are at T_J = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | TEMP | MIN | TYP | MAX | UNITS |
|-----------------------------|---------------------|--|-------|-----|-----|-----|-------|
| EN Logic Input | | | | | | | |
| EN Logic High Threshold | V _{ENH} | | Full | 1.2 | | | V |
| EN Logic Low Threshold | V _{ENL} | | Full | | | 0.4 | V |
| EN Pull-Down Resistor | R _{EN} | | +25°C | | 800 | | kΩ |
| Thermal Shutdown | | | | | | | |
| Thermal Shutdown Threshold | T _{SD} | T _J rising | | | 160 | | °C |
| Thermal Shutdown Hysteresis | T _{SD_HYS} | T _J falling below T _{SD} | | | 20 | | °C |

TYPICAL PERFORMANCE CHARACTERISTICS


At $T_J = +25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$, $V_{OUT} = 9\text{V}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_J = +25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$, $V_{OUT} = 9\text{V}$, unless otherwise noted.


Switching Waveforms in DCM




Switching Waveforms in CCM




Load Transient Response




Line Transient Response



Startup Waveforms





Shutdown Waveforms



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_J = +25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$, $V_{OUT} = 9\text{V}$, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

DETAILED DESCRIPTION

The SGM6611C is a synchronous boost converter integrating a 15mΩ main power switch and a 27mΩ rectifier switch with adjustable switch current up to 9.5A. It is capable to output continuous power of more than 15W from input of a single-cell Li-Ion battery or two-cell Li-Ion batteries in series. The SGM6611C operates at a constant frequency Pulse Width Modulation (PWM) at moderate to heavy load currents. At light load current, the SGM6611C operates in Pulse Frequency Modulation (PFM) mode. The PFM mode brings high efficiency over the entire load range, and the FPWM mode can avoid the acoustic noise and switching frequency interference at light load. The converter uses the peak current mode control scheme, which provides excellent line and load transient responses with minimal output capacitance. The external loop compensation brings flexibility to use different inductors and output capacitors. The SGM6611C supports fixed 1.1MHz switching frequency. The device implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The current limit is set by an external resistor.

Under-Voltage Lockout (UVLO)

An under-voltage lockout (UVLO) circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The SGM6611C has both VIN UVLO function and VCC UVLO function. It disables the device from switching when the falling voltage at the VIN pin trips the UVLO threshold V_{IN_UVLO} , which is typically 2.4V. A hysteresis of 100mV is added so that the device cannot be enabled again until the input voltage goes up to 2.5V. It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V_{CC_UVLO} , which is typically 2.1V.

Enable and Disable

When the input voltage is above maximum UVLO rising threshold of 2.5V and the EN pin is pulled above the high threshold, the SGM6611C is enabled. When the EN pin is pulled below the low threshold, the SGM6611C goes into shutdown mode. The device stops switching in the shutdown mode and consumes less than 1.1μA current. VIN and VOUT are connected through the body diode of the high-side rectifier FET in the shutdown mode.

Soft-Start

The SGM6611C implements the soft-start function to reduce the inrush current during startup. The SGM6611C begins soft-start when the EN pin is pulled to logic high voltage. The soft-start time is typically 4ms.

Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch turns off immediately as long as the peak switch current touches the limit. The peak inductor current can be set by selecting the correct external resistor value correlating with the required current limit. Use Equation 1 to calculate the correct resistor value for the SGM6611C.

$$I_{LIM} = \frac{1.2 \times 10^6}{R_{ILIM}} \quad (1)$$

where R_{ILIM} is the resistance connected between the ILIM pin and ground, and I_{LIM} is the switch peak current limit.

For a typical current limit of 9.5A, the resistor value is 127kΩ for the SGM6611C.

Over-Voltage Protection

If the output voltage at the VOUT pin is detected above over-voltage protection threshold of 13.2V (TYP), the SGM6611C stops switching immediately until the voltage at the VOUT pin drops the hysteresis voltage lower than the output over-voltage protection threshold. This function prevents over-voltage on the output and secures the circuits connected to the output from excessive over-voltage.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage due to excessive heat and power dissipation. Typically, the thermal shutdown happens at the junction temperature of +160°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically +140°C, then the device starts switching again.

DETAILED DESCRIPTION (continued)

Device Functional Modes

Operation

The synchronous boost converter SGM6611C operates at a constant frequency Pulse Width Modulation (PWM) in moderate to heavy load condition. At the beginning of each switching cycle, the low-side N-MOSFET switch, shown in Functional Block Diagram, is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips, and it turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Because the output voltage is higher than the input voltage, the inductor current decreases. After a short dead-time duration, the low-side switch is turned on again and the switching cycle is repeated.

In light load condition, the SGM6611C implements PFM mode for applications requiring high efficiency at light load.

PFM Mode

The SGM6611C improves the efficiency at light load with the PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. Once

the current through the high-side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of $I_{LIM}/10$, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the SGM6611C delivers, the output voltage increases above the nominal setting output voltage. The SGM6611C extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 0.2% higher than the nominal setting voltage. With the PFM operation mode, the SGM6611C keeps the efficiency above 70% even when the load current decreases to 1mA. At light load, the output voltage ripple is much smaller due to low peak inductor current. Refer to Figure 3.




Figure 3. Output Voltage in PWM Mode and PFM Mode

APPLICATION INFORMATION

The SGM6611C is designed for outputting voltage up to 12.6V with 7A continuous switch current capability to deliver more than 15W. The SGM6611C operates at a constant frequency Pulse Width Modulation (PWM) in moderate to heavy load condition, while in light load condition operates in PFM mode. The PFM mode brings high efficiency over entire load range, while the PWM mode can avoid the acoustic noise as the switching frequency is fixed. In PWM mode, the SGM6611C converter uses the peak current control scheme, which provides excellent transient line and load responses with minimal output capacitance. The SGM6611C can work with different inductor and output capacitor combination by external loop compensation.

Table 1. Design Parameters

| Design Parameters | Example Values |
|------------------------------|--------------------|
| Input Voltage Range | 3.0V to 4.35V |
| Output Voltage | 9V |
| Output Voltage Ripple | 100mV peak-to-peak |
| Output Current Rating | 1.5A |
| Operating Frequency | 1.1MHz |
| Operation Mode at Light Load | PFM (SGM6611C) |

Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Use Equation 2 to calculate the correct resistor value:

$$I_{LIM} = \frac{1.2 \times 10^6}{R_{ILIM}} \tag{2}$$

where R_{ILIM} is the resistance connected between the ILIM pin and ground, and I_{LIM} is the switching peak current limit.

For a typical current limit of 9.5A, the resistor value is 127kΩ. Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 2A lower than the value calculated by Equation 2. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the SGM6611C does not hit the current limit and still can regulate the output voltage in these conditions.




Figure 4. SGM6611C Single-Cell Li-Ion Battery to 9V/1.5A Output Converter

APPLICATION INFORMATION (continued)

Setting Output Voltage

The output voltage is set by an external resistor divider (R_1 , R_2 in Figure 4). Typically, a minimum current of 10 μ A flowing through the feedback divider gives good accuracy and noise covering. A resistor of less than 120k Ω is typically selected for low-side resistor R_2 .

When the output voltage is regulated, the typical voltage at the FB pin is V_{REF} . Thus the value of R_1 is calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}} \quad (3)$$

Inductor Selection

Because the selection of the inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The SGM6611C is designed to work with inductor values between 0.47 μ H and 2.2 μ H. A 0.47 μ H inductor is typically available in a smaller or lower-profile package, while a 2.2 μ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 2.2 μ H inductor can maximize the controller's output current capability.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow Equation 4 to Equation 6 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, SGMICRO recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in Equation 4.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (4)$$

where V_{OUT} is the output voltage of the boost regulator, I_{OUT} is the output current of the boost regulator, V_{IN} is the input voltage of the boost regulator, and η is the power conversion efficiency.

Calculate the inductor current peak-to-peak ripple as in Equation 5.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}} \right) \times f_{SW}} \quad (5)$$

where I_{PP} is the inductor peak-to-peak ripple, L is the inductor value, f_{SW} is the switching frequency, V_{OUT} is the output voltage, and V_{IN} is the input voltage.

Therefore, the peak current, I_{LPEAK} , seen by the inductor is calculated with Equation 6.

$$I_{LPEAK} = I_{DC} + \frac{I_{PP}}{2} \quad (6)$$

Set the current limit of the SGM6611C higher than the peak current I_{LPEAK} . Then select the inductor with saturation current higher than the setting current limit.

APPLICATION INFORMATION (continued)

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the inductor's core loss. The SGM6611C has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the inductor's DC resistance (DCR), equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core

loss information. If needed, consult the inductor vendor for detailed information. Generally, SGMICRO would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductor's inductance, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. Table 2 lists recommended inductors for the SGM6611C. Verify whether the recommended inductor can support the user's target application with the previous calculations and bench evaluation. In this application, the Würth-Elektronik's inductor 744325180 is selected for its low DCR.

Table 2. Recommended Inductors

| Part Number | L (μH) | DCR MAX (mΩ) | Saturation Current/ Heat Rating Current (A) | Size MAX (L × W × H mm) | Vendor |
|-------------------|--------|--------------|--|-------------------------|------------------|
| HTTH25201T-1R0MSR | 1.0 | 29 | 5.0/5.0 | 2.5 × 2.0 × 1.0 | Cyntec |
| 74439344010 | 1.0 | 5.5 | 27.5/12 | 6.65 × 6.45 × 3.0 | Würth-Elektronik |
| 744311150 | 1.5 | 7.2 | 14.0/11.0 | 7.3 × 7.2 × 4.0 | Würth-Elektronik |
| CDMC8D28NP-1R8MC | 1.8 | 12.6 | 9.4/9.3 | 9.5 × 8.7 × 3.0 | Sumida |
| 744325180 | 1.8 | 3.5 | 18/14 | 10.5 × 10.2 × 4.7 | Würth-Elektronik |
| 744311220 | 2.2 | 12.5 | 13.0/9.0 | 7.3 × 7.2 × 4.0 | Würth-Elektronik |
| PIMB103T-2R2MS | 2.2 | 9.0 | 16/13 | 11.2 × 10.3 × 3.0 | Cyntec |
| PIMB065T-2R2MS | 2.2 | 12.5 | 12/10.5 | 7.4 × 6.8 × 5.0 | Cyntec |

Input Capacitor Selection

For good input voltage filtering, SGMICRO recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the SGM6611C. A 0.1μF ceramic bypass capacitor is recommended as close as possible to the VIN pin of the SGM6611C. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0μF is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10μF input capacitance is sufficient for most applications.

Output Capacitor Selection

For small output voltage ripple, SGMICRO recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22μF ceramic output capacitors work for most applications. Higher capacitor values can be

used to improve the load transient response. Take care when evaluating a capacitor's derating under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} :

$$V_{\text{RIPPLE_DIS}} = \frac{(V_{\text{OUT}} - V_{\text{IN_MIN}}) \times I_{\text{OUT}}}{V_{\text{OUT}} \times f_{\text{SW}} \times C_{\text{OUT}}} \quad (7)$$

$$V_{\text{RIPPLE_ESR}} = I_{\text{LPEAK}} \times R_{\text{ESR}} \quad (8)$$

where $V_{\text{RIPPLE_DIS}}$ is output voltage ripple caused by charging and discharging of the output capacitor, $V_{\text{RIPPLE_ESR}}$ is output voltage ripple caused by ESR of the output capacitor, $V_{\text{IN_MIN}}$ is the minimum input voltage of boost converter, V_{OUT} is the output voltage, I_{OUT} is the output current, I_{LPEAK} is the peak current of the inductor, f_{SW} is the converter's switching frequency, and R_{ESR} is the ESR of the output capacitors.

APPLICATION INFORMATION (continued)

Loop Stability

The SGM6611C requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R_5 , ceramic capacitors C_5 and C_6 is connected to the COMP pin.

The power stage small signal loop response of peak current control can be modeled by Equation 9.

$$G_{PS}(S) = \frac{R_O \times (1-D)}{2 \times R_{SENSE}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_p}} \quad (9)$$

where D is the switching duty cycle, R_O is the output load resistance, R_{SENSE} is the equivalent internal current sense resistor, which is 0.08Ω , f_p is the pole's frequency, f_{ESRZ} is the zero's frequency, and f_{RHPZ} is the right-half-plane-zero's frequency.

The D , f_p , f_{ESRZ} and f_{RHPZ} can be calculated by following equations.

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (10)$$

where η is the power conversion efficiency.

$$f_p = \frac{2}{2\pi \times R_O \times C_{OUT}} \quad (11)$$

where C_{OUT} is effective capacitance of the output capacitor.

$$f_{ESRZ} = \frac{1}{2\pi \times R_{ESR} \times C_{OUT}} \quad (12)$$

where R_{ESR} is the equivalent series resistance of the output capacitor.

$$f_{RHPZ} = \frac{R_O \times (1-D)^2}{2\pi \times L} \quad (13)$$

The COMP pin is the output of the internal transconductance amplifier. Equation 14 shows the small signal transfer function of compensation network.

$$G_C(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right) \left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)} \quad (14)$$

where G_{EA} is the amplifier's transconductance, R_{EA} is the amplifier's output resistance, V_{REF} is the reference voltage at the FB pin, V_{OUT} is the output voltage, f_{COMP1} , f_{COMP2} are the poles' frequency of the compensation network, and f_{COMZ} is the zero's frequency of the compensation network.

The next step is to choose the loop crossover frequency, f_c . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, f_{SW} , or 1/5 of the RHPZ frequency, f_{RHPZ} .

At the crossover frequency, the loop gain is 1. Thus the value of R_5 can be calculated by Equation 15. Then set the values of C_5 and C_6 (in Figure 4) by Equation 16 and Equation 17.

$$R_5 = \frac{2\pi \times V_{OUT} \times R_{SENSE} \times f_c \times C_{OUT}}{(1-D) \times V_{REF} \times G_{EA}} \quad (15)$$

where f_c is the selected crossover frequency.

The value of C_5 can be set by Equation 16.

$$C_5 = \frac{R_O \times C_{OUT}}{2R_5} \quad (16)$$

The value of C_6 can be set by Equation 17.

$$C_6 = \frac{R_{ESR} \times C_{OUT}}{R_5} \quad (17)$$

If the calculated value of C_6 is less than 10pF , it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10dB gain margin eliminates output voltage ringing during the line and load transients.

APPLICATION INFORMATION (continued)**Layout Guidelines**

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switching rise time and fall time are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The input capacitor should be close to the VIN pin and GND pin in order to reduce the input supply current ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains rise and fall times in nanoseconds, and should be kept as short as possible. Therefore, the output capacitor should be close not only to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| NOVEMBER 2019 – REV.A to REV.A.1 | Page |
|---|-------------|
| Updated the curve of Output Current vs. Input Voltage | 8 |
| Changes from Original (AUGUST 2019) to REV.A | Page |
| Changed from product preview to production data | All |

PACKAGE OUTLINE DIMENSIONS


TQFN-2x2.5-11L




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN (mm)

| Symbol | Dimensions In Millimeters | | |
|--------|---------------------------|------|------|
| | MIN | MOD | MAX |
| A | 0.7 | 0.75 | 0.8 |
| A1 | 0 | 0.02 | 0.05 |
| A2 | 0.203 REF | | |
| D | 2.5 BSC | | |
| E | 2 BSC | | |
| e | 0.5 BSC | | |
| e1 | 0.7 BSC | | |
| b | 0.2 | 0.25 | 0.3 |
| b1 | 0.3 | 0.35 | 0.4 |
| b2 | 0.95 | 1 | 1.05 |
| L | 0.3 | 0.35 | 0.4 |
| L1 | 0.75 | 0.8 | 0.85 |

PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|----------------|---------------|--------------------|---------|---------|---------|---------|---------|---------|--------|---------------|
| TQFN-2×2.5-11L | 7" | 9.5 | 2.20 | 2.70 | 0.95 | 4.0 | 4.0 | 2.0 | 8.0 | Q2 |

000001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length (mm) | Width (mm) | Height (mm) | Pizza/Carton |
|-------------|-------------|------------|-------------|--------------|
| 7" (Option) | 368 | 227 | 224 | 8 |
| 7" | 442 | 410 | 224 | 18 |

DD0002