

SGMOP07 3MHz, Low Noise, High Voltage, Precision Operational Amplifier

GENERAL DESCRIPTION

The SGMOP07 is a low noise, low offset voltage and high voltage operational amplifier, which can be designed into a wide range of applications. The SGMOP07 has a high gain-bandwidth product of 3MHz, a slew rate of $4V/\mu s$, and a quiescent current of 0.9mA at wide power supply range.

The SGMOP07 is designed to provide optimal performance in low noise systems. It provides rail-to-rail output swing into heavy loads.

The single SGMOP07 is available in a Green SOIC-8 package. It is specified over the extended -40°C to +125°C temperature range.

FEATURES

- Rail-to-Rail Output
- Low Bias Current: ±1nA (TYP)
- High Open-Loop Gain: 120dB at V_s = ±15V
- High PSRR: 146dB
- High Gain-Bandwidth Product: 3MHz
- Settling Time to 0.1% with 1V Step: 0.5µs
- Overload Recovery Time: 10µs
- Low Noise: 8.5nV/√Hz at 1kHz
- Supply Voltage Range:
 - 3.6V to 36V or ±1.8V to ±18V
- Input Common Mode Voltage Range:

$$(-V_S) + 1.5V$$
 to $(+V_S) - 2V$

- Low Quiescent Current: 0.9mA (TYP)
- -40°C to +125°C Operating Temperature Range
- Available in a Green SOIC-8 Package

APPLICATIONS

Sensors

Audio

Active Filters

A/D Converters

Communications

Test Equipment

Cellular and Cordless Phones

Laptops and PDAs


Photodiode Amplification

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
SGMOP07	SOIC-8	-40°C to +125°C	SGMOP07XS8G/TR	SGM OP07XS8 XXXXX	Tape and Reel, 2500	

MARKING INFORMATION

NOTE: XXXXX = Date Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, +V _S to -V _S	40V
Input Common Mode Voltage Range	
(-V _S) - 0.3V	to $(+V_S) + 0.3V$
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	2000V
MM	200V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range	3.6V to 36V
Operating Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

(At T_A = +25°C, V_S = ±5V to V_S = ±15V, V_{CM} = 0V, V_{OUT} = 0V and R_L connected to 0V, Full = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Input Characteristics	•		_				
	.,		+25°C		100	170	.,
Input Offset Voltage	Vos		Full			290	μV
		V V 0	+25°C		±1	±16	nA
Input Bias Current	I _B	$V_{CM} = V_S/2$	Full			±55	
land offer at Command		V - V /2	+25°C		±1	±18	nA
Input Offset Current	I _{os}	$V_{CM} = V_S/2$	Full			±28	
Input Common Mode Voltage Range	V_{CM}		Full	(-V _S) + 1.5		(+V _S) - 2	V
Common Made Paigation Patio	CMRR	()/) . 45\/ / ()/) . 2\/	+25°C	115	140		40
Common Mode Rejection Ratio	CIVIKK	$(-V_S) + 1.5V \le V_{CM} \le (+V_S) - 2V$	Full	113			dB
		V = 15V V = 12.5V D = 10k0	+25°C	112	135		
		$V_S = \pm 5V, V_{OUT} = \pm 2.5V, R_L = 10k\Omega$	Full	110			
			+25°C	115	126		-
Open-Loop Voltage Gain	A _{OL}	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 10k\Omega$	Full	109			٩D
Open-Loop voltage Gain		V .5V.V .0.5V.D 01:0	+25°C	105	112		- dB -
		$V_S = \pm 5V, V_{OUT} = \pm 2.5V, R_L = 2k\Omega$	Full	94			
		$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 2k\Omega$	+25°C	112	120		
			Full	102			
Input Offset Voltage Drift	$\Delta V_{OS}/\Delta T$		Full		0.5		μV/°C
Offset Adjustment							
Offset Adjustment Range		R_S = 50kΩ, See Figure 1	+25°C		±20		mV
External Resistance between OFFSET N1 and $+V_{\text{S}}$			+25°C	15			kΩ
External Resistance between OFFSET N2 and $+V_S$			+25°C	15			kΩ
Output Characteristics	•		•	•		•	
		V .45V D .40V0	+25°C		90	175	mV
Customet Valtage Custom frame Dail	.,	$V_S = \pm 15V$, $R_L = 10k\Omega$	Full			220	
Output Voltage Swing from Rail	V _{OUT}	V .45V D .010	+25°C		450	850	
		$V_S = \pm 15V$, $R_L = 2k\Omega$	Full			1060	
Output Short-Circuit Current	I _{sc}		+25°C	±13	±32		mA
Power Supply							
Operating Voltage Range	Vs		Full	3.6		36	V
Quioscont Current/Amalifiar			+25°C		0.9	1.2	m ^
Quiescent Current/Amplifier	IQ	$I_Q \qquad I_{OUT} = 0mA$				1.3	mA
Power Supply Rejection Ratio	PSRR	N 0011 0011		121	146		40
rower supply rejection ratio	POKK	V _S = 3V to 38V	Full	118			dB


ELECTRICAL CHARACTERISTICS (continued)


(At $T_A = +25^{\circ}\text{C}$, $V_S = \pm 5\text{V}$ to $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $V_{OUT} = 0\text{V}$ and R_L connected to 0V, Full = -40°C to +125°C, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Dynamic Performance							
Gain-Bandwidth Product	GBP	$V_{OUT} = 100 \text{mV}_{P-P}, R_L = 2 \text{k}\Omega, C_L = 10 \text{pF}$	+25°C		3		MHz
Slew Rate	SR	$R_L = 2k\Omega$	+25°C		4		V/µs
Settling Time to 0.1%	ts	V_{IN} = 1V Step, R_L = 2k Ω , G = +1	+25°C		0.5		μs
Overload Recovery Time		$R_L = 2k\Omega$, $V_{IN} \times G = V_S$	+25°C		10		μs
Phase Margin	φο	V_{OUT} = 100m V_{P-P} , R_L = 2k Ω , C_L = 10pF	+25°C		55		۰
Total Harmonic Distortion + Noise	THD+N	$V_{IN} = 1V_{RMS}$, $G = +1$, $R_L = 2k\Omega$, $f = 1kHz$	+25°C		0.0008		%
Noise							
Input Voltage Noise		f = 0.1Hz to 10Hz	+25°C		300		nV _{P-P}
Input Voltage Noise Density	e _n	f = 1kHz	+25°C		8.5		nV/√Hz
Input Current Noise Density	in	f = 1kHz	+25°C		1.5		pA/√Hz


TYPICAL PERFORMANCE CHARACTERISTICS


At T_A = +25°C and V_S = ±15V, unless otherwise noted.


















TYPICAL PERFORMANCE CHARACTERISTICS (continued)


At T_A = +25°C and V_S = ±15V, unless otherwise noted.


















TYPICAL PERFORMANCE CHARACTERISTICS (continued)


At $T_A = +25$ °C and $V_S = \pm 15$ V, unless otherwise noted.


















TYPICAL PERFORMANCE CHARACTERISTICS (continued)


At T_A = +25°C and V_S = ±15V, unless otherwise noted.











APPLICATION NOTES

General Application

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain-betas (β), collector or emitter resistors, etc. The input offset pins allow the designer to adjust for these mismatches by external circuitry. These input mismatches can be adjusted by putting resistors or a potentiometer between the inputs as shown in Figure 1. A potentiometer can be used to fine tune the circuit during testing or for applications which require precision offset control. The resistance between OFFSET N1 and +V_S should not be less than 15k Ω . Similarly, the resistance between OFFSET N2 and +V_S should not be less than 15k Ω .




Figure 1. Input Offset-Voltage Null Circuit

Power Supply Bypassing and Layout

The SGMOP07 operates from either a single 3.6V to 36V supply or dual $\pm 1.8V$ to $\pm 18V$ supplies. For single-supply operation, bypass the power supply +V_s with a 0.1µF ceramic capacitor which should be placed close to the +V_s pin. For dual-supply operation, both the +V_s and the -V_s supplies should be bypassed to ground with separate 0.1µF ceramic capacitors. A 10µF tantalum capacitor can be added for better performance.

Good PCB layout techniques optimize performance by decreasing the amount of stray capacitance at the operational amplifier's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible.

For the operational amplifier, soldering the part to the board directly is strongly recommended. Try to keep the high frequency current loop area small to minimize the EMI (electromagnetic interference).




Figure 2. Amplifier with Bypass Capacitors

Grounding

A ground plane layer is important for SGMOP07 circuit design. The length of the current path in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

Input-to-Output Coupling

To minimize capacitive coupling, the input and output signal traces should not be in parallel. This helps reduce unwanted positive feedback.

Differential Amplifier

The circuit shown in Figure 3 performs the difference function. If the resistor ratios are equal $(R_4/R_3 = R_2/R_1)$, then $V_{OUT} = (V_P - V_N) \times R_2/R_1 + V_{REF}$.




Figure 3. Differential Amplifier

APPLICATION NOTES (continued)

Instrumentation Amplifier

The circuit in Figure 4 performs the same function as that in Figure 3 but with a high input impedance.




Figure 4. Instrumentation Amplifier

Active Low-Pass Filter

The low-pass filter shown in Figure 5 has a DC gain of $(-R_2/R_1)$ and the -3dB corner frequency is $1/2\pi R_2C$. Make sure the filter bandwidth is within the bandwidth of the amplifier. Feedback resistors with large values can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistor values as low as possible and consistent with output loading consideration.





Figure 5. Active Low-Pass Filter


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


AUGUST 2017 – REV.A to REV.A.1	Page
Added external resistance parameter	3
Updated open-loop gain and phase vs. frequency	7
	_
Changes from Original (AUGUST 2017) to REV.A	Page
Changed from product preview to production data	All


PACKAGE OUTLINE DIMENSIONS SOIC-8





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol		nsions meters	Dimensions In Inches		
,	MIN	MIN MAX		MAX	
А	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.006	0.010	
D	4.700	5.100	0.185	0.200	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.27 BSC		0.050	BSC	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)			Pizza/Carton	
13"	386	280	370	5	