



SUPER-SEMI



SUPER-MOSFET

Super Gate Metal Oxide Semiconductor Field Effect Transistor

100V Super Gate Power MOSFET
SG*100N042

Rev. 0.9
Jul. 2021

www.supersemi.com.cn

SGB100N042/SGP100N042

100V N-Channel MOSFET


Description

The SG-MOSFET uses advanced trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of RDS(ON) and gate charge. This device is ideal for power switching applications, high frequency circuits and uninterruptible power supplies.


Features

- VDS 100V
- ID (at Vgs=10V) 120A
- Typ. RDS(on) (at Vgs=10V) 3.7mΩ
- Low Gate Charge (typ. Qg = 71nC)
- 100% avalanche tested

SGB100N042



SGP100N042



Absolute Maximum Ratings

Symbol	Parameter	SGB_P100N042	Unit
V _{DS}	Drain-Source Voltage	100	V
I _D	Continuous Drain Current - TC = 25°C - TC = 100°C	120* 75*	A
I _{DM}	Drain Current - Pulsed (Note 1)	480*	A
V _{GS}	Gate-Source voltage	±20	V
I _{AS}	Avalanche Current, single pulse (Note 5)	38	A
E _{AS}	Avalanche Energy, single pulse, L=1mH (Note 5)	720	mJ
P _D	Power Dissipation - TC = 25°C (Note 2)	120	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150	°C

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	SGB_P100N042	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.0	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink Typ.	0.5	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	°C/W

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA, T _J = 25°C	100	110	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V, T _J =25°C V _{DS} =80V, V _{GS} =0V, T _J =85°C	-	-	1 10	μA μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20V, V _{DS} = 0V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -20V, V _{DS} = 0V	-	-	-100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	2.8	3.5	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D = 50A	-	3.7	4.2	mΩ
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	1.4	-	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 50V, V _{GS} = 0V, f=1MHz	-	4440	-	pF
C _{oss}	Output Capacitance		-	775	-	pF
C _{rss}	Reverse Transfer Capacitance		-	13	-	pF
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} = 50V, R _G = 5Ω, I _D = 25A , V _{GS} = 10V (Note 3, 4)	-	28	-	ns
t _r	Turn-On Rise Time		-	17	-	ns
t _{d(off)}	Turn-Off Delay Time		-	53	-	ns
t _f	Turn-Off Fall Time		-	32	-	ns
Q _g	Total Gate Charge	V _{DS} = 50V, I _D = 25A, V _{GS} = 0~10V (Note 3, 4)	-	71	-	nC
Q _{gs}	Gate-Source Charge		-	18.1	-	nC
Q _{gd}	Gate-Drain Charge		-	17.8	-	nC
V _{plateau}	Gate plateau voltage		-	4.2	-	V
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	120	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	480	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0V, I _S = 50A	-	0.9	1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, V _{DS} = 50V, I _S = 25A, dI _F /dt =100A/μs	-	85	-	ns
Q _{rr}	Reverse Recovery Charge		-	0.25	-	μC
I _{rrm}	Peak Reverse Recovery Current		-	6	-	A

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature T_J(MAX)=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J=25°C.
2. The power dissipation P_D is based on T_J(MAX)=150°C, using ≤ 10s junction-to-ambient thermal resistance.
3. Pulse Test: Pulse width ≤ 300us, Duty Cycle ≤ 2%
4. Essentially Independent of Operating Temperature Typical Characteristics
5. V_{DD}=50V, L=1mH, R_G=25Ω, Starting T_J=25 °C




Figure 1: Continuous Drain Current vs Temperature




Figure 2: Power Dissipation




Figure 3: Typ. output characteristics




Figure 4: Maximum Forward Biased Safe Operating Area




Figure 5: Typ. drain-source on resistance




Figure 6: On-Resistance vs Junction Temperature




Figure 7: Drain-Source Breakdown Voltage




Figure 8: V_{th} vs Junction Temperature




Figure 9: Gate-Charge Characteristics




Figure 10: Capacitance Characteristics




Figure 11: Body-Diode Characteristics








Figure 12: Maximum Transient Thermal Impedance



Gate Charge Test Circuit and Waveform





Resistive Switching Test Circuit and Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Diode Recovery Test Circuit & Waveforms





COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
A	4.27	4.57	4.87
A1	1.22	1.27	1.42
A2	2.39	2.69	2.99
A3	0.00	0.13	0.20
b	0.70	0.81	1.01
b1	1.17	1.27	1.50
c	0.30	0.38	0.53
D1	8.40	8.70	9.00
D2	5.33	6.33	6.63
D3	4.54	5.54	5.84
D4	6.60	7.60	8.00
E	9.88	10.16	10.50
E2	9.80	10.10	10.40
E3	4.94	5.94	6.24
E4	6.67	7.67	7.97
E5	7.06	8.06	8.36
e	2.54 BSC		
H	14.70	15.10	15.50
H2	1.00	1.27	1.50
L	2.00	2.30	2.60
L1	1.35	1.55	1.75
L4	0.25 BSC		
θ	0°	5°	9°



COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NDM	MAX
A	4.40	4.57	4.70
A1	1.27	1.30	1.37
A2	2.35	2.40	2.50
b	0.77	0.80	0.90
b2	1.17	1.27	1.36
c	0.48	0.50	0.56
D	15.40	15.60	15.80
D1	9.00	9.10	9.20
DEP	0.05	0.10	0.20
E	9.80	10.00	10.20
E1	—	8.70	—
E2	9.80	10.00	10.20
ϕP1	1.40	1.50	1.60
e	2.54BSC		
e1	5.08BSC		
H1	6.40	6.50	6.60
L	12.75	13.50	13.65
L1	—	3.10	3.30
L2	2.50REF		
ϕP	3.50	3.60	3.63
Q	2.73	2.80	2.87
θ1	5°	7°	9°
θ2	1°	3°	5°
θ3	1°	3°	5°



DISCLAIMER

SUPER SEMICONDUCTOR reserves the right to make changes WITHOUT further notice to any products herein to improve reliability, function, or design.

For documents and material available from this datasheet, SUPER SEMICONDUCTOR does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, SUPER SEMICONDUCTOR hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

The products shown herein are not designed for use as critical components in medical, life-saving, or life-sustaining applications, whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Customers using or selling SUPER SEMICONDUCTOR products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify SUPER SEMICONDUCTOR for any damages arising or resulting from such use or sale.

INFORMATION

For further information on technology, delivery terms and conditions and prices, please contact SUPER SEMICONDUCTOR office or website (www.supersemi.com.cn).