



## SH69P20C

### OTP 1K 4-bit Micro-controller


#### Features

- SH6610C-based single-chip 4-bit micro-controller
- OTP ROM: 1K X 16 bits
- RAM: 96 X 4 bits
  - 32 System control register
  - 64 Data memory
- Operation voltage:
  - fosc = 30kHz - 4MHz, VDD = 2.4V - 5.5V
  - fosc = 30kHz - 8MHz, VDD = 4.5V - 5.5V
- 15 CMOS bi-directional I/O pins and 1 CMOS input pin
- 4-Level Stack (Including Interrupts)
- One 8-bit auto re-loaded Timer/Counter
- Warm-up Timer
- Powerful interrupt sources:
  - External0 interrupt: PORTA0
  - Internal interrupt (Timer0)
  - External1 interrupt: PORTA3
  - External Interrupts: PORTB & PORTC (Rising/Falling Edge)
- Oscillator: (Code Option)
  - Crystal oscillator: 32.768kHz, 400kHz - 8MHz
  - Ceramic resonator: 400kHz - 8MHz
  - External RC oscillator: 400kHz - 8MHz
  - Internal RC oscillator: 2MHz/4MHz/6MHz
  - External clock: 30kHz - 8MHz
- Instruction Cycle Time (4/fosc)
- Two Low Power Operation Modes: HALT And STOP
- Reset
  - Built-in Watchdog Timer (WDT) (Code Option)
  - Built-in Power-on Reset (POR)
  - Built-in Low Voltage Reset (LVR) (Code Option)
- Internal reliable reset circuit
- Two-level low voltage reset (LVR) (Code Option)
- Chip form, DIP, SOP Package

#### General Description


SH69P20C is a single-chip 4-bit micro-controller. This device integrates a SH6610C CPU core, RAM, ROM, Timer, I/O ports and 2MHz/4MHz/6MHz internal RC. The SH69P20C is suitable for home appliance application.

#### Pin Configuration





Block Diagram





**Pin Description**

Pin No.	Pin Name	I/O	Descriptions
5	GND	P	Ground pin.
14	V <sub>DD</sub>	P	Power supply pin.
15	OSCO /PORTD.0	O I/O	OSC output pin, connected to a crystal or ceramic. When internal or external RC oscillator is used, it is shared with PORTD.0.
16	OSCI /PORTD.1	I I/O	OSC input pin, connected to a crystal, ceramic or external resistor. When internal RC oscillator is used, it is shared with PORTD.1.
3	T0 /PORTD.2	I I/O	Timer Clock/Counter input pin. (Schmitt trigger input) Shared with PORTD.2.
4	RESET /PORTD.3	I I	Reset input. (active low, Schmitt trigger input) When internal reset circuit is used, it is shared with PORTD.3 (Input only, code option).
9 - 6	PORTB.3 - 0	I/O I	Bit programmable I/O. Vector Interrupt. (Active rising or falling edge by system register setup)
13 - 10	PORTC.3 - 0	I/O I	Bit programmable I/O. Vector Interrupt. (Active rising or falling edge by system register setup)
2, 1, 18, 17	PORTA.3 - 0	I/O I I	Bit programmable I/O. Schmitt Trigger input only when PORTA.0 shared as External 0 interrupt; Schmitt Trigger input only when PORTA.3 shared as External 1 interrupt.

**OTP Programming Pin Description (OTP program mode)**

Pin No.	Symbol	I/O	Shared by	Description
14	V <sub>DD</sub>	P	V <sub>DD</sub>	Programming Power supply (+5.5V)
4	V <sub>PP</sub>	P	RESET /PORTD.3	Programming high voltage Power supply (+11V)
5	GND	P	GND	Ground
16	SCK	I	OSCI /PORTD.1	Programming Clock input pin
17	SDA	I/O	PORTA.0	Programming Data pin



## Function Description

### 1. CPU

The CPU contains the following functional blocks: Program Counter (PC), Arithmetic Logic Unit (ALU), Carry Flag (CY), Accumulator, Table Branch Register, Data Pointer (INX, DPH, DPM, and DPL) and Stacks.

#### 1.1. PC

The PC is used for ROM addressing consisting of 12-bit: Page Register (PC11), and Ripple Carry Counter (PC10, PC9, PC8, PC7, PC6, PC5, PC4, PC3, PC2, PC1, PC0).

The program counter is loaded with data corresponding to each instruction. The unconditional jump instruction (JMP) can be set at 1-bit page register for higher than 2K.

The program counter can address only 4K program ROM. (Refer to the ROM description).

#### 1.2. ALU and CY

The ALU performs arithmetic and logic operations. The ALU provides the following functions:

- Binary addition/subtraction (ADC, ADCM, ADD, ADDM, SBC, SBCM, SUB, SUBM, ADI, ADIM, SBI, SBIM)
- Decimal adjustments for addition/subtraction (DAA, DAS)
- Logic operations (AND, ANDM, EOR, EORM, OR, ORM, ANDIM, EORIM, ORIM)
- Decisions (BA0, BA1, BA2, BA3, BAZ, BNZ, BC, BNC)
- Logic Shift (SHR)

The Carry Flag (CY) holds the ALU overflow that the arithmetic operation generates. During an interrupt service or CALL instruction, the carry flag is pushed into the stack and recovered from the stack by the RTNI instruction. It is unaffected by the RTNW instruction.

#### 1.3. Accumulator (AC)

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data is transferred between the accumulator and system register, or data memory can be performed.

### 2. RAM

Built-in RAM contains general-purpose data memory and system register. Because of its static nature, the RAM can keep data after the CPU entering STOP or HALT.

#### 2.1. RAM Addressing

Data memory and system register can be accessed in one instruction by direct addressing. The following is the memory allocation map:

System register: \$000 - \$01F

Data memory: \$020 - \$05F

#### 2.2. Configuration of System Register

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$00	IEX0	IET0	IEX1	IEP	R/W	Interrupt enable flags register
\$01	IRQX0	IRQT0	IRQX1	IRQP	R/W	Interrupt request flags register
\$02	-	T0M.2	T0M.1	T0M.0	R/W	Bit2-0: Timer0 Mode register
\$03	-	-	-	-	-	Reserved
\$04	T0L.3	T0L.2	T0L.1	T0L.0	R/W	Timer0 load/counter low nibble register
\$05	T0H.3	T0H.2	T0H.1	T0H.0	R/W	Timer0 load/counter high nibble register
\$06 - \$07	-	-	-	-	-	Reserved
\$08	PA.3	PA.2	PA.1	PA.0	R/W	PORTA data register
\$09	PB.3	PB.2	PB.1	PB.0	R/W	PORTB data register

#### 1.4. Table Branch Register (TBR)

Table Data can be stored in program memory and can be referenced by using Table Branch (TJMP) and Return Constant (RTNW) instructions. The TBR and AC are placed by an offset address in program ROM. TJMP instruction branch into address ((PC11 - PC8) X (2<sup>3</sup>) + (TBR, AC)). The address is determined by RTNW to return look-up value into (TBR, AC). ROM code bit7 - bit4 is placed into TBR and bit3-bit0 into AC.

#### 1.5. Data Pointer

The Data Pointer can indirectly address data memory. Pointer address is located in register DPH (3-bit), DPM (3-bit) and DPL (4-bit). The addressing range is 000H--3FFH. Pseudo index address (INX) is used to read or write Data memory, then RAM address bit9 - bit0 which comes from DPH, DPM and DPL.

#### 1.6. Stack

The stack is a group of registers used to save the contents of CY & PC (11-0) sequentially with each subroutine call or interrupt. The MSB is saved for CY and it is organized into 13 bits X 4 levels. The stack is operated on a first-in, last-out basis and returned sequentially to the PC with the return instructions (RTNI/RTNW).

#### Note:

The stack nesting includes both subroutine calls and interrupts requests. The maximum allowed for subroutine calls and interrupts are 4 levels. If the number of calls and interrupt requests exceeds 4, then the bottom of stack will be shifted out, that program execution may enter an abnormal state.



**2.2. Configuration of System Register (continued)**

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$0A	PC.3	PC.2	PC.1	PC.0	R/W	PORTC data register
\$0B	PD.3	PD.2	PD.1	PD.0	R/W	PORTD data register
\$0C - \$0D	-	-	-	-	-	Reserved
\$0E	TBR.3	TBR.2	TBR.1	TBR.0	R/W	Table Branch Register
\$0F	INX.3	INX.2	INX.1	INX.0	R/W	Pseudo index register
\$10	DPL.3	DPL.2	DPL.1	DPL.0	R/W	Data pointer for INX low nibble register
\$11	-	DPM.2	DPM.1	DPM.0	R/W	Data pointer for INX middle nibble register
\$12	-	DPH.2	DPH.1	DPH.0	R/W	Data pointer for INX high nibble register
\$13 - \$14	-	-	-	-	-	Reserved
\$15	-	PDCR.2	PDCR.1	PDCR.0	R/W	PORTD input/output control register
\$16	PACR.3	PACR.2	PACR.1	PACR.0	R/W	PORTA input/output control register
\$17	PBCR.3	PBCR.2	PBCR.1	PBCR.0	R/W	PORTB input/output control register
\$18	PCCR.3	PCCR.2	PCCR.1	PCCR.0	R/W	PORTC input/output control register
\$19	PULLEN	PH/PL	PBCFR	EINFR	R/W	Bit0: External interrupt (PA.0/PA.3) rising/falling edge control register Bit1: PBC interrupt rising/falling edge control register Bit2: Port Pull-high/Pull-low control register Bit3: Port Pull-high/Pull-low enable control register
\$1A - \$1B	-	-	-	-	-	Reserved
\$1C	-	-	T0S	T0E	R/W	Bit0: T0 signal edge, Bit1: T0 signal source
\$1D	-	-	-	-	-	Reserved
\$1E	WDT	WDT.2	WDT.1	WDT.0	R/W R	Bit2-0: Watchdog timer control register Bit3: Watchdog timer overflow flag register (Read only)
\$1F	-	-	-	-	-	Reserved

**3. ROM**

The ROM can address 1024 X 16 bits of program area from \$000 to \$3FF.

**3.1. Vector Address Area (\$000 to \$004)**

The program is sequentially executed. There is an area address \$000 through \$004 that is reserved for a special interrupt service routine such as starting vector address.

Address	Instruction	Remarks
\$000	JMP*	Jump to RESET service routine
\$001	JMP*	Jump to External 0 interrupt service routine
\$002	JMP*	Jump to TIMER0 interrupt service routine
\$003	JMP*	Jump to External 1 interrupt service routine
\$004	JMP*	Jump to Port interrupt service routine

\*JMP instruction can be replaced by any instruction.



4. Initial State

4.1. System Register State

Address	Bit 3	Bit 2	Bit 1	Bit 0	Power On Reset /Pin Reset /Low Voltage Reset	WDT Reset
\$00	IEX0	IET0	IEX1	IEP	0000	0000
\$01	IRQX0	IRQT0	IRQX1	IRQP	0000	0000
\$02	-	T0M.2	T0M.1	T0M.0	- 000	- 000
\$04	T0L.3	T0L.2	T0L.1	T0L.0	xxxx	xxxx
\$05	T0H.3	T0H.2	T0H.1	T0H.0	xxxx	xxxx
\$08	PA.3	PA.2	PA.1	PA.0	1111	1111
\$09	PB.3	PB.2	PB.1	PB.0	1111	1111
\$0A	PC.3	PC.2	PC.1	PC.0	1111	1111
\$0B	PD.3	PD.2	PD.1	PD.0	1111	1111
\$0E	TBR.3	TBR.2	TBR.1	TBR.0	xxxx	uuuu
\$0F	INX.3	INX.2	INX.1	INX.0	xxxx	uuuu
\$10	DPL.3	DPL.2	DPL.1	DPL.0	xxxx	uuuu
\$11	-	DPM.2	DPM.1	DPM.0	- xxx	- uuu
\$12	-	DPH.2	DPH.1	DPH.0	- xxx	- uuu
\$15	-	PDCR.2	PDCR.1	PDCR.0	- 000	- 000
\$16	PACR.3	PACR.2	PACR.1	PACR.0	0000	0000
\$17	PBCR.3	PBCR.2	PBCR.1	PBCR.0	0000	0000
\$18	PCCR.3	PCCR.2	PCCR.1	PCCR.0	0000	0000
\$19	PULLEN	PH/PL	PBCFR	EINFR	0100	0100
\$1C	-	-	T0S	T0E	- - 00	- - 00
\$1E	WDT	WDT.2	WDT.1	WDT.0	0000	1000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'.

4.2. Other Initial States

Others	After any Reset
Program counter (PC)	\$000
CY	Undefined
Accumulator (AC)	Undefined
Data memory	Undefined



### 5. System Clock and Oscillator


The oscillator generates the basic clock pulses that provide the system clock to supply CPU and on-chip peripherals. System clock  $f_{sys} = f_{osc}/4$ .

#### 5.1. Instruction Cycle Time


- (1)  $4/32768\text{Hz}$  ( $\approx 122.1\mu\text{s}$ ) for 32768Hz oscillator.
- (2)  $4/2\text{MHz}$  ( $= 2\mu\text{s}$ ) for 2MHz oscillator.
- (3)  $4/4\text{MHz}$  ( $= 1\mu\text{s}$ ) for 4MHz oscillator.
- (4)  $4/8\text{MHz}$  ( $= 0.5\mu\text{s}$ ) for 8MHz oscillator.

#### 5.2. Oscillator Type


(1) Crystal oscillator: 32.768kHz or 400k - 8MHz.




(2) Ceramic resonator: 400kHz - 8MHz.



(3) RC oscillator: 400kHz - 8MHz.




External RC



Internal RC

(4) External input clock: 30kHz - 8MHz.



#### 5.3. Capacitor Selection for Oscillator

Ceramic Resonators			Recommend Type	Manufacturer
Frequency	C1	C2		
455kHz	47 - 100pF	47 - 100pF	ZTB 455KHz	Vectron International
			ZT 455E	Shenzhen DGJB Electronic Co.,Ltd.
3.58MHz	-	-	ZTT 3.580M	Vectron International
			ZT 3.58M*	Shenzhen DGJB Electronic Co.,Ltd.
4MHz	-	-	ZTT 4.000M	Vectron International
			ZT 4M*	Shenzhen DGJB Electronic Co.,Ltd.

\*- The specified ceramic resonator has internal built-in load capacity

Crystal Oscillator			Recommend Type	Manufacturer
Frequency	C1	C2		
32.768kHz	5 - 12.5pF	5 - 12.5pF	DT 38 ( 3x8)	KDS
			3x8 - 32.768KHz	Vectron International
4MHz	8 - 15pF	8 - 15pF	HC-49U/S 4.000MHz	Vectron International
			49S-4.000M-F16E	Shenzhen DGJB Electronic Co.,Ltd.
8MHz	8 - 15pF	8 - 15pF	HC-49U/S 8.000MHz	Vectron International
			49S-8.000M-F16E	Shenzhen DGJB Electronic Co.,Ltd.

#### Notes:

1. Capacitor values are used for design guidance only!
2. These capacitors were tested with the crystals listed above for basic start-up and operation. **They are not optimized.**
3. Be careful for the stray capacitance on PCB board, the user should test the performance of the oscillator over the expected  $V_{DD}$  and the temperature range for the application.

Before selecting crystal/ceramic, the user should consult the crystal/ceramic manufacturer for appropriate value of external component to get best performance, visit <http://www.sinowealth.com> for more recommended manufactures




## 6. Timer0

The timer/counter has the following features:

- 8-bit up-counting timer/counter.
- Automatic re-loads counter.
- 8-level prescaler.
- Internal and external clock select.
- Interrupt on overflow from \$FF to \$00.
- Edge select for external event.

The following is a simplified timer block diagram:



### 6.1. Timer0 Configuration and Operation

The Timer0 consists of an 8-bit write-only timer load register (TL0L, TL0H), and an 8-bit read-only timer counter (TC0L, TC0H). Each of them has low order digits and high order digits. Writing data into the timer load register (TL0L, TL0H) can initialize the timer counter.

The low-order digit should be written first, and then the high-order digit. The timer counter is automatically loaded with the contents of the load register when the high order digit is written or counter counts overflow from \$FF to \$00.

### 6.2. Timer0 Mode Register

The timer can be programmed in several different prescalers by setting Timer Mode register (T0M).

The clock source pre-scale by the 8-level counter first, then generate the output plus to timer counter. The Timer Mode registers (T0M) are 3-bit registers used for the timer control as shown in Table 1.

Table 1. Timer0 Mode Register (\$02)

T0M.2	T0M.1	T0M.0	Prescaler Divide Ratio	Clock Source
0	0	0	$/2^{11}$	System clock/T0
0	0	1	$/2^9$	System clock/T0
0	1	0	$/2^7$	System clock/T0
0	1	1	$/2^5$	System clock/T0
1	0	0	$/2^3$	System clock/T0
1	0	1	$/2^2$	System clock/T0
1	1	0	$/2^1$	System clock/T0
1	1	1	$/2^0$	System clock/T0

### Systems Register \$1C: (T0)

Address	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remarks
\$1C	-	-	T0S	T0E	R/W	Bit0: T0 signal edge Bit1: T0 signal source
	-	-	X	0	R/W	Increment on low-to-high transition T0 pin
	-	-	X	1	R/W	Increment on high-to-low transition T0 pin
	-	-	0	X	R/W	Shared with PORTD.2, Timer0 source is system clock
	-	-	1	X	R/W	Shared with T0 input, Timer0 source is T0 input clock

Timer Load Register: Since register H would control the physical READ and WRITE operations.


Please follow these steps:

Write Operation:

- Low nibble first;
- High nibble to update the counter.

Read Operation:

- High nibble first;
- Low nibble followed.







### 6.3. External Clock/Event T0 as Timer0 Source

When external clock/event T0 input as Timer0 source, it is synchronized with the CPU system clock. The external source must follow certain constraints. The system clock samples it in instruction frame cycle. Therefore it is necessary to be high (at least 2 *tosc*) and low (at least 2 *tosc*). When the prescaler ratio selects /20, it is the same as the system clock input.

The requirement is as follows:

$$\begin{aligned} T0H \text{ (T0 high time)} &\geq 2 * \text{tosc} + \Delta T \\ T0L \text{ (T0 low time)} &\geq 2 * \text{tosc} + \Delta T \qquad ; \Delta T = 20\text{ns} \end{aligned}$$

When another prescaler ratio is selected, the TMO is scaled by the asynchronous ripple counter and so the prescaler output is symmetrical. Then:

$$T0 \text{ high time} = T0 \text{ low time} = \frac{N * T0}{2}$$

Where: T0 = Timer0 input period  
N = prescaler value

The requirement is:

$$\frac{N * T0}{2} \geq 2 * \text{tosc} + \Delta T \qquad \text{or} \qquad T0 \geq \frac{4 * \text{tosc} + 2 * \Delta T}{N}$$

So, the limitation is applied for the T0 period time only. The pulse width is not limited by this equation. It is summarized as follows:

$$T0 = \text{Timer0 period} \geq \frac{4 * \text{tosc} + 2 * \Delta T}{N}$$



### 7. I/O PORT

The MCU provides 15 bi-directional I/O ports and 1 input port (PORTD.3). The PORT data put in register \$08 - \$0B. The PORT control register (\$15 - \$18) controls the PORT as input or output. Each I/O port has an internal pull-high/pull-low resistor, which is controlled by PULLEN, PH/PL of \$19 and the data of the port, when the PORT is used as input.

Port I/O mapping address is shown as follows:


Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$08	PA.3	PA.2	PA.1	PA.0	R/W	PORTA data register
\$09	PB.3	PB.2	PB.1	PB.0	R/W	PORTB data register
\$0A	PC.3	PC.2	PC.1	PC.0	R/W	PORTC data register
\$0B	PD.3	PD.2	PD.1	PD.0	R/W	PORTD data register
\$15	-	PDCR.2	PDCR.1	PDCR.0	R/W	PORTD input/output control register
\$16	PACR.3	PACR.2	PACR.1	PACR.0	R/W	PORTA input/output control register
\$17	PBCR.3	PBCR.2	PBCR.1	PBCR.0	R/W	PORTB input/output control register
\$18	PCCR.3	PCCR.2	PCCR.1	PCCR.0	R/W	PORTC input/output control register

PA (/B/C/D) CR.n, (n = 0, 1, 2, 3) excluding PORTD.3  
 0: Set I/O as an input direction. (Power on initial)  
 1: Set I/O as an output direction.

**Notice:**

PORTD.3 is shared with RESET pin. It can only be shared as input pin when select internal reset circuit by code option. It only has pull-low resistor control. So it is no use for PORTD.3 when PH/PL is set to 1.

**Equivalent Circuit for a Single I/O Pin:**






**System Register \$19**

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$19	PULLEN	PH/PL	PBCFR	EINFR	R/W	Bit0: External interrupt (PA.0/PA.3) rising/falling edge control register Bit1: PBC interrupt rising/falling edge control register Bit2: Port Pull-high/Pull-low control register Bit3: Port Pull-high/Pull-low enable control register
	1	X	X	X	R/W	Port Pull-high/Pull-low enable
	0	X	X	X	R/W	Port Pull-high/Pull-low disable
	X	1	X	X	R/W	Port Pull-high resistor ON
	X	0	X	X	R/W	Port Pull-low resistor ON
	X	X	1	X	R/W	PBC Rising Edge interrupt
	X	X	0	X	R/W	PBC Falling Edge interrupt
	X	X	X	1	R/W	External Rising Edge interrupt
	X	X	X	0	R/W	External Falling Edge interrupt

To turn on the pull-high resistor, user must set PULLEN to “1”, set PH/PL to “1”, and write “1” to the port data register. To turn on the pull-low resistor, user must set PULLEN to “1”, clear PH/PL to “0”, and write “0” to the port data register.

**PORTB, PORTC Interrupt**

The PORTB and PORTC are used as port interrupt sources. Following is the port interrupt function block-diagram.



**Port Interrupt (PBC INT) PROGRAMMING NOTES :**

- If user wants to generate an interrupt when a rising edge from GND to V<sub>DD</sub> emerges in the port, the following must be executed.
  1. Set the port as input port, fill port data register with “0” and avoid port floating.
  2. Pull-low the port (Use external pull-low resistance or set PULLEN to “1” and clear PH/PL to “0”).
  3. Set Rising Edge register. (Set PBCFR to “1” in PBC INT application.)
 And further rising edge transition would not be able to make interrupt request until all of the pins return to GND in PBC INT application.
- If user wants to generate an interrupt when a falling edge from V<sub>DD</sub> to GND emerges on the port, the following must be executed.
  1. Set the port as input port, fill port data register with “1” and avoid port floating.
  2. Pull-high the port (Use external pull-high resistance or set PULLEN to “1” and set PH/PL to “1”).
  3. Set Falling Edge register. (Clear PBCFR to “0” in PBC INT application.)
 And further falling edge transition would not be able to make interrupt request until all of the pins return to V<sub>DD</sub> in PBC INT application.



### 8. Interrupt

Four interrupt sources are available on SH69P20C:

- External 0 interrupts
- Timer0 interrupt
- External 1 interrupts
- PORTB - C interrupts (Rising/Falling edge)


#### Interrupt Control Bits and Interrupt Service

The interrupt control flags are mapped on \$00 and \$01 of the system register. They can be accessed or tested by the program. Those flags are cleared to “0” at initialization by the chip reset.

#### System Register:

Address	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remarks
\$00	IEX0	IET0	IEX1	IEP	R/W	Interrupt enable flags register
\$01	IRQX0	IRQT0	IRQX1	IRQP	R/W	Interrupt request flags register

When IEx is set to “1” and the interrupt request is generated (IRQx is 1), the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources. When an interrupt occurs, the PC and CY flag will be saved into stack memory and jump to interrupt service vector address. After the interrupt occurs, all interrupt enable flags (IEx) are clear to “0” automatically, so when IRQx is 1 and IEx is set to “1” again, the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources.



Interrupt Servicing Sequence Diagram

#### Interrupt Nesting:

During the CPU interrupt service, the user can enable any interrupt enable flag before returning from the interrupt. The servicing sequence diagram shows the next interrupt and the next nesting interrupt occurrences. If the interrupt request is ready and the instruction of execution N is IE enabled, then the interrupt will start immediately after the next two instruction executions. However, if instruction I1 or instruction I2 disables the interrupt request or enable flag, then the interrupt service will be terminated.

#### External Interrupt

If user wants to generate an External Interrupt when a Rising Edge from GND to VDD, the following must be executed:

1. Set the PA.0/PA.3 as input port;
2. Pull low the port (Use external pull low resistance or set PULLEN to 1 and set PH/PL to 0).
3. Set Rising Edge register. (Set EINFR to 1)

And further rising edge transition would not be able to make interrupt request until PA.0/PA.3 return to GND.

If user wants to generate an External Interrupt when a Falling Edge from VDD to GND, the following must be executed:

1. Set the PA.0/PA.3 as input port;
2. Pull high the port (Use external pull-high resistance or set PULLEN to 1 and set PH/PL to 1).
3. Set Falling Edge register. (Set EINFR to 0)

And further falling edge transition would not be able to make interrupt request until PA.0/PA.3 return to VDD.



**Timer0 Interrupt**

The input clock of Timer0 is based on system clock or external clock/event T0 input as Timer0 source. The timer overflow from \$FF to \$00 will generate an internal interrupt request (IRQT0 = 1), If the interrupt enable flag is enabled (IET0 = 1), a timer interrupt service routine will start. Timer interrupt can also be used to wake the CPU from HALT mode.

**Port Falling/Rising Edge Interrupt**

Only the digital input port can generate an external interrupt.

When PBCFR clear to 0, any one of the PORTB and PORTC input pin transitions from VDD to GND will generate an interrupt request. And further falling edge transition would not be able to make interrupt request until all of the pins return to VDD.

When PBCFR set to 1, any one of the PORTB and PORTC input pin transitions from GND to VDD will generate an interrupt request. And further rising edge transition would not be able to make interrupt request until all of the pins return to GND.

**9. Low Voltage Reset (LVR)**

The LVR function is to monitor the supply voltage and generate an internal reset in the device. It is typically used in AC line applications or large battery where large loads may be switched in and cause the device voltage to temporarily fall below the specified operating minimum.

The LVR function is selected by Code option.

The LVR circuit has the following functions when LVR function is enabled:

- Generates a system reset when  $VDD \leq VLVR$ .
- Cancels the system reset when  $VDD > VLVR$ .

Here, VLVR which is LVR detect voltage has two level select by code option.

**10. HALT and STOP Mode**

After the execution of HALT instruction, SH69P20C will enter the HALT mode. In the HALT mode, CPU will STOP operating. But peripheral circuit (Timer, watchdog timer) will keep status.

After the execution of STOP instruction, SH69P20C will enter the STOP mode. The whole chip (including oscillator) will STOP operating.

In the HALT mode, SH69P20C can be waked up if any interrupt occurs.

In the STOP mode, SH69P20C can be waked up if port or external Interrupt occurs.

When CPU is awaked from the HALT/STOP by any interrupt source, it will execute the relevant int serve subroutine at first. Then the instruction next to halt/stop is executed.

**11. WDT**

Watch dog timer is a down-count counter, and its clock source is an independent built-in RC oscillator, so that it will always run even in the STOP mode. The watchdog timer automatically generates a device reset when it overflows. It can be enabled or disabled permanently by using the code option.

The watchdog timer control bits (\$1E Bit2 - Bit0) are used to select different overflow frequency. The watchdog timer overflow flag (\$1E Bit3) will be automatically set to "1" by hardware when the watchdog timer overflows. By reading or writing the system register \$1E, the watchdog timer should re-count before the overflow happens.

**System Register \$1E: Watchdog Timer (WDT)**

Address	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remarks
\$1E	WDT	WDT.2	WDT.1	WDT.0	R/W R	Bit0 - 2: Watchdog timer control register Bit3: Watchdog timer overflow flag register
	X	0	0	0		Watchdog timer overflow period is 4096ms
	X	0	0	1		Watchdog timer overflow period is 1024ms
	X	0	1	0		Watchdog timer overflow period is 256ms
	X	0	1	1		Watchdog timer overflow period is 128ms
	X	1	0	0		Watchdog timer overflow period is 64ms
	X	1	0	1		Watchdog timer overflow period is 16ms
	X	1	1	0		Watchdog timer overflow period is 4ms
	X	1	1	1		Watchdog timer overflow period is 1ms
	0	X	X	X		No watchdog timer overflow reset
	1	X	X	X		Watchdog timer overflow, WDT reset happens.

**Note:** Watchdog timer overflow period is valid for VDD = 5V.



## 12. Warm-up Timer

The device has a built-in warm-up timer to eliminate unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

### A. Power-on-reset

- (1) In RC oscillator or Crystal oscillator or Ceramic resonator mode,  $f_{osc} = 30\text{kHz} - 1\text{MHz}$ , the warm-up counter prescaler divide ratio is  $1/2^{12}$  (4096).
- (2) In RC oscillator or Crystal oscillator or Ceramic resonator mode,  $f_{osc} = 1\text{MHz} - 8\text{MHz}$ , the warm-up counter prescaler divide ratio is  $1/2^{15}$  (32768).

### B. Pin reset, wake up from stop mode and low voltage reset

- (1) In RC oscillator or Crystal oscillator or Ceramic resonator mode, the warm-up counter prescaler divide ratio is  $1/2^{12}$  (4096).

## 13. Code Option

### (a) Oscillator Type:

OP\_OSC [2:0]:

- 000 = External clock (Default)
- 001 = Internal Rosc RC oscillator (2MHz)
- 010 = Internal Rosc RC oscillator (4MHz)
- 011 = Internal Rosc RC oscillator (6MHz)
- 100 = External Rosc RC oscillator (400kHz - 8MHz)
- 101 = Ceramic resonator (400kHz - 8MHz)
- 110 = Crystal oscillator (400kHz - 8MHz)
- 111 = 32.768kHz Crystal oscillator

### (b) Oscillator Range:

OP\_OSC 3:

- 0 = 1 - 8MHz (Default)
- 1 = 30kHz - 1MHz

### (c) Watchdog Timer:

OP\_WDT:

- 0 = Disable (Default)
- 1 = Enable

### (d) Low Voltage Reset:

OP\_LVR:

- 0 = Disable (Default)
- 1 = Enable

### (e) LVR Voltage Range:

OP\_LVR0:

- 0 = High LVR Voltage (Default)
- 1 = Low LVR Voltage

### (f) Reset:

OP\_RST:

- 0 = Use external reset circuit (Default)
- 1 = Use internal reset circuit



**Instruction Set**

All instructions are one cycle and one-word instructions. The characteristic is memory-oriented operation.

**1. Arithmetic and Logical Instruction**

**1.1. Accumulator Type**

Mnemonic	Instruction Code	Function	Flag Change
ADC X (, B)	00000 0bbb xxx xxxx	$AC \leftarrow Mx + AC + CY$	CY
ADCM X (, B)	00000 1bbb xxx xxxx	$AC, Mx \leftarrow Mx + AC + CY$	CY
ADD X (, B)	00001 0bbb xxx xxxx	$AC \leftarrow Mx + AC$	CY
ADDM X (, B)	00001 1bbb xxx xxxx	$AC, Mx \leftarrow Mx + AC$	CY
SBC X (, B)	00010 0bbb xxx xxxx	$AC \leftarrow Mx + -AC + CY$	CY
SBCM X (, B)	00010 1bbb xxx xxxx	$AC, Mx \leftarrow Mx + -AC + CY$	CY
SUB X (, B)	00011 0bbb xxx xxxx	$AC \leftarrow Mx + -AC + 1$	CY
SUBM X (, B)	00011 1bbb xxx xxxx	$AC, Mx \leftarrow Mx + -AC + 1$	CY
EOR X (, B)	00100 0bbb xxx xxxx	$AC \leftarrow Mx \oplus AC$	
EORM X (, B)	00100 1bbb xxx xxxx	$AC, Mx \leftarrow Mx \oplus AC$	
OR X (, B)	00101 0bbb xxx xxxx	$AC \leftarrow Mx   AC$	
ORM X (, B)	00101 1bbb xxx xxxx	$AC, Mx \leftarrow Mx   AC$	
AND X (, B)	00110 0bbb xxx xxxx	$AC \leftarrow Mx \& AC$	
ANDM X (, B)	00110 1bbb xxx xxxx	$AC, Mx \leftarrow Mx \& AC$	
SHR	11110 0000 000 0000	$0 \rightarrow AC[3], AC[0] \rightarrow CY;$ $AC$ shift right one bit	CY

**1.2. Immediate Type**

Mnemonic	Instruction Code	Function	Flag Change
ADI X, I	01000 iiiiii xxx xxxx	$AC \leftarrow Mx + I$	CY
ADIM X, I	01001 iiiiii xxx xxxx	$AC, Mx \leftarrow Mx + I$	CY
SBI X, I	01010 iiiiii xxx xxxx	$AC \leftarrow Mx + -I + 1$	CY
SBIM X, I	01011 iiiiii xxx xxxx	$AC, Mx \leftarrow Mx + -I + 1$	CY
EORIM X, I	01100 iiiiii xxx xxxx	$AC, Mx \leftarrow Mx \oplus I$	
ORIM X, I	01101 iiiiii xxx xxxx	$AC, Mx \leftarrow Mx   I$	
ANDIM X, I	01110 iiiiii xxx xxxx	$AC, Mx \leftarrow Mx \& I$	

**1.3. Decimal Adjustment**

Mnemonic	Instruction Code	Function	Flag Change
DAA X	11001 0110 xxx xxxx	$AC, Mx \leftarrow$ Decimal adjust for add	CY
DAS X	11001 1010 xxx xxxx	$AC, Mx \leftarrow$ Decimal adjust for sub	CY



2. Transfer Instruction

Mnemonic	Instruction Code	Function	Flag Change
LDA X (, B)	00111 0bbb xxx xxxx	AC ← Mx	
STA X (, B)	00111 1bbb xxx xxxx	Mx ← AC	
LDI X, I	01111 iii xxx xxxx	AC, Mx ← I	

3. Control Instruction

Mnemonic	Instruction Code	Function	Flag Change
BAZ X	10010 xxxx xxx xxxx	PC ← X, if AC = 0	
BNZ X	10000 xxxx xxx xxxx	PC ← X, if AC ≠ 0	
BC X	10011 xxxx xxx xxxx	PC ← X, if CY = 1	
BNC X	10001 xxxx xxx xxxx	PC ← X, if CY ≠ 1	
BA0 X	10100 xxxx xxx xxxx	PC ← X, if AC (0) = 1	
BA1 X	10101 xxxx xxx xxxx	PC ← X, if AC (1) = 1	
BA2 X	10110 xxxx xxx xxxx	PC ← X, if AC (2) = 1	
BA3 X	10111 xxxx xxx xxxx	PC ← X, if AC (3) = 1	
CALL X	11000 xxxx xxx xxxx	ST ← CY, PC +1 PC ← X (Not include p)	
RTNW H; L	11010 000h hhh IIII	PC ← ST; TBR ← hhhh, AC ← III	
RTNI	11010 1000 000 0000	CY, PC ← ST	CY
HALT	11011 0000 000 0000		
STOP	11011 1000 000 0000		
JMP X	1110p xxxx xxx xxxx	PC ← X (Include p)	
TJMP	11110 1111 111 1111	PC ← (PC11-PC8) (TBR) (AC)	
NOP	11111 1111 111 1111	No Operation	

Where,

PC	Program counter	I	Immediate data
AC	Accumulator	⊕	Logical exclusive OR
-AC	Complement of accumulator		Logical OR
CY	Carry flag	&	Logical AND
Mx	Data memory	bbb	RAM bank
p	ROM page	B	RAM bank
ST	Stack	TBR	Table Branch Register





**Electrical Characteristics**

**Absolute Maximum Rating\***

DC Supply Voltage . . . . . -0.3V to +7.0V  
 Input/Output Voltage . . . . . -0.3V to V<sub>DD</sub> + 0.3V  
 Operating Ambient Temperature . . . . . -40 to +85  
 Storage Temperature . . . . . -55 to +125

**\*Comments**

Stresses exceed those listed under “**Absolute Maximum Ratings**” may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions exceed those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics** (V<sub>DD</sub> = 2.4 - 5.5V GND = 0V, T<sub>A</sub> = 25 , unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Operating Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	30kHz ≤ f <sub>osc</sub> ≤ 8MHz
		2.4	3.0	3.6	V	30kHz ≤ f <sub>osc</sub> ≤ 4MHz
Low Voltage Reset voltage 1	VLVR1	2.3	2.5	2.7	V	LVR enable
Low Voltage Reset voltage 2	VLVR2	3.6	3.9	4.2	V	LVR enable
Operating Current	I <sub>OP</sub>	-	1.3	1.5	mA	f <sub>osc</sub> = 8MHz, All output pins unloaded, execute NOP instruction, (WDT off.) V <sub>DD</sub> = 5.0V
		-	0.3	0.6	mA	f <sub>osc</sub> = 4MHz, All output pins unloaded, execute NOP instruction, (WDT off.) V <sub>DD</sub> = 3.0V
Stand by Current (HALT)	I <sub>SB1</sub>	-	-	1	mA	f <sub>osc</sub> = 8MHz, All output pins unloaded (HALT mode), WDT off, LVR off. V <sub>DD</sub> = 5.0V
		-	-	300	μA	f <sub>osc</sub> = 4MHz, All output pins unloaded (HALT mode), WDT off, LVR off. V <sub>DD</sub> = 3.0V
		-	10	15	μA	f <sub>osc</sub> = 32.768kHz, All output pins unloaded (HALT mode), WDT off, LVR off. V <sub>DD</sub> = 5.0V
Stand by Current (STOP)	I <sub>SB2</sub>	-	-	1	μA	All output pins unloaded, LPD off, WDT off, V <sub>DD</sub> = 5.0V
WDT Current	I <sub>WDT</sub>		-	20	μA	V <sub>DD</sub> = 5.0V



DC Electrical Characteristics ( $V_{DD} = 2.4 - 5.5V$ ,  $GND = 0V$ ,  $T_A = 25$  , unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Input Low Voltage	V <sub>IL1</sub>	GND	-	0.3 X V <sub>DD</sub>	V	I/O Ports, pins tri-state
		GND	-	0.2 X V <sub>DD</sub>	V	$\overline{RESET}$ , T0, OSCI (Schmitt Trigger input) PA0, PA3 (Schmitt Trigger input when used as external interrupt)
Input High Voltage	V <sub>IH1</sub>	0.7 X V <sub>DD</sub>	-	V <sub>DD</sub>	V	I/O Ports, pins tri-state
		0.8 X V <sub>DD</sub>	-	V <sub>DD</sub>	V	$\overline{RESET}$ , T0, OSCI (Schmitt Trigger input) PA0, PA3 (Schmitt Trigger input when used as external interrupt)
Input Leakage Current	I <sub>IL1</sub>	-1	-	1	μA	I/O Ports, $GND < V_{I/O} < V_{DD}$
		-5	-	-	μA	$V_{\overline{RESET}} = GND + 0.25V$
		-	1	5	μA	$V_{\overline{RESET}} = V_{DD}$
		-3	1	3	μA	T0, $GND < V_{T0} < V_{DD}$
Pull-up/Pull-low Resistor	R <sub>P</sub>	-	150	-	kΩ	Pull-high/Pull-low resistor ( $V_{DD} = 5.0V$ )
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.7	-	-	V	I/O Ports, I <sub>OH</sub> = -10mA ( $V_{DD} = 5.0V$ )
Output Low Voltage	V <sub>OL</sub>	-	-	GND + 0.6	V	I/O Ports, I <sub>OL</sub> = 20mA ( $V_{DD} = 5.0V$ )

**Limit of special define current**

**Note:**

The maximum current of V<sub>DD</sub> must be less than 100mA.

The maximum current of GND must be less than 150mA.

The maximum output current of any low Voltage I/O port must be less than 50mA.

The maximum output current of any high Voltage I/O port must be less than 40mA.




**AC Electrical Characteristics** ( $V_{DD} = 2.4V - 5.5V$ ,  $GND = 0V$ ,  $T_A = 25$  , unless otherwise specified.)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Instruction cycle time	$T_{CY}$	0.5	-	133	$\mu s$	$f_{osc} = 30kHz - 8MHz$
T0 input width	$t_{IW}$	$(T_{CY} + 40)/N$	-	-	ns	$N = \text{Prescaler divide ratio}$
Input pulse width	$t_{IPW}$	$t_{IW}/2$	-	-	ns	
RESET pulse width (low)	$T_{RESET}$	10	-	-	$\mu s$	Low active
Oscillator Start Time	$T_{OSC1}$	-	-	2	s	$f_{osc} = 32.768kHz$
WDT Period	$t_{WDT}$	1	-	-	ms	
External ROSC Oscillator frequency Variation	$ \Delta f /f$	-	-	20	%	$f_{osc} = 400kHz - 8MHz$ , $V_{DD} = 2.4V - 5.5V$ , Include chip-to-chip variation.
Internal ROSC Oscillator frequency Variation	$ \Delta f /f$	-	-	50	%	$f_{osc} = 2MHz/4MHz/6MHz$ , $V_{DD} = 2.4V - 5.5V$ , Include temperature and chip-to-chip variation

**Timing Waveform**

(a) System Clock Timing Waveform:





(b) T0 Input Waveform:





**RC Oscillator Characteristics Graphs (for reference only)**

(1) External RC Oscillator Resistor vs. Frequency: (for reference only)






### In System Programming notice for OTP

The In System Programming technology is valid for OTP chip.

The Programming Interface of the OTP chip must be set on user's application PCB, and users can assemble all components including the OTP chip in the application PCB before programming the OTP chip. Of course, it's accessible bonding OTP chip only first, and then programming code and finally assembling other components.

Since the programming timing of Programming Interface is very sensitive, therefore four jumpers are needed (VDD, VPP, SDA, SCK) to separate the programming pins from the application circuit as shown in the following diagram.

For a few of OTP chips with many VDD pads, the VDD pads should be connected together.



The recommended steps are the followings:

- (1) The jumpers are open to separate the programming pins from the application circuit before programming the chip.
- (2) Connect the programming interface with OTP writer and begin programming.
- (3) Disconnect OTP writer and shorten these jumpers when programming is completed.


For more detail information, please refer to the OTP writer user manual.



**Application Circuits (for reference only)**


**AP1:**

- (1) Operating voltage: 3.0V.
- (2) Oscillator: Crystal 32.768kHz.
- (3) PORTA & PORTB: Input
- (4) PORTC: Input/output



**AP2:**


- (1) Operating voltage: 5.0V.
- (2) Oscillator: Crystal 4MHz.
- (3) PORTA & PORTC: Input/output
- (4) PORTB: Input






**AP3:**

- (1). Operating voltage: 5.0V.
- (2). Oscillator: RC 450kHz (Ring RC).
- (3). PORTA & PORTC: Input/output.
- (4). PORTB: input.
- (5). Timer0 input: T0.




**AP4:**

- (1). Operating voltage: 5.0V.
- (2). Oscillator: Internal RC 4MHz.
- (3). Internal Reset circuit.
- (4). PORTA & PORTB & PORTC: Input/output.
- (5). PORTD: Input.





Bonding Diagram



Pad Location

unit:  $\mu\text{m}$

Pad No.	Designation	X	Y	Pad No.	Designation	X	Y
1	PORTA.2	-90.97	692.51	11	PORTC.0	19.28	-692.46
2	PORTA.3	-199.04	692.51	12	PORTC.1	131.46	-692.46
3	PORTD.2	-311.22	692.51	13	PORTC.2	239.53	-692.46
4	PORTD.3	-435.02	692.51	14	PORTC.3	351.7	-692.46
5	GND	-531.9	648.05	15	VDD	475.85	-692.46
6	GND	-532.24	-682.03	16	VDD	532.32	663.91
7	PORTB.0	-421.21	-692.46	17	PORTD.0	408.48	692.51
8	PORTB.1	-309.04	-692.46	18	PORTD.1	269.24	692.51
9	PORTB.2	-200.97	-692.46	19	PORTA.0	129.27	692.51
10	PORTB.3	-88.79	-692.46	20	PORTA.1	21.2	692.51





**Ordering Information**


<b>Part No.</b>	<b>Packages</b>
SH69P20CH	Chip Form
SH69P20C	18L DIP
SH69P20CM	18L SOP



Package Information

P-DIP 18L Outline Dimensions

unit: inches/mm




Symbol	Dimensions in inches		Dimensions in mm	
	Min	Max	Min	Max
A	0.142	0.171	3.6	4.35
A1	0.020	0.033	0.50	0.85
A2	0.122	0.138	3.1	3.5
D	0.894	0.912	22.70	23.16
E	0.298	0.310	7.58	7.87
E1	0.246	0.254	6.25	6.45
B	0.018 TYP		0.457 TYP	
b	0.060 TYP		1.524 TYP	
e	0.100 TYP		2.54 TYP	
eA	0.299	0.370	7.6	9.4
C	0.008	0.014	0.2	0.356
L	0.114	0.150	2.9	3.8
θ	0°	15°	0°	15°



SOP 18L (W.B.) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm
A	0.112 Max.	2.85 Max.
A1	0.004 Min.	0.10 Min.
A2	0.092 ± 0.010	2.33 ± 0.25
b	0.016 + 0.006	0.41 ± 0.15
C	0.010 + 0.006	0.25 ± 0.15
D	0.455 ± 0.023	11.56 ± 0.58
E	0.295 ± 0.014	7.49 ± 0.35
G	0.050 TYP	1.27 TYP
e1	0.376 NOM.	9.50 NOM.
HE	0.406 ± 0.020	10.31 ± 0.51
L	0.030 ± 0.012	0.76 ± 0.30
LE	0.055 ± 0.012	1.40 ± 0.30
S	0.037 Max.	0.94 Max.
y	0.006 Max.	0.15 Max.
θ	0° - 15°	0° - 15°



**Data Sheet Revision History**

<b>Version</b>	<b>Content</b>	<b>Date</b>
2.5	Package information update	Jul. 2015
2.4	Add the Bonding Diagram and Pad Location	Oct. 2009
2.3	Package information update	Sep. 2008
2.2	Removed the Bonding Diagram and Pad Location	Jul. 2008
2.1	Package information update	Apr. 2007
2.0	AC Electrical Characteristics table update	Mar. 2007
1.0	Original	Feb. 2006