

Full Bridge PWM Control DC Motor Driver ICs SI-5300

## Features

- P-ch MOS for high side and N-ch MOS for low side in one package
  - Enable to drive DC $\pm$ 5V
  - Possible to drive a motor at the LS-TTL, C-MOS Logic level
  - Guarantee  $T_j=T_{ch}=150^{\circ}\text{C}$
  - Built-in over current protection and thermal shut down circuits
  - Built-in diagnosis function to monitor and signal the state of each protection circuits
  - Built-in vertical current prevention circuits (Dead time is defined internally.)
  - No insulator required for Sanken's original package (SPM package)

## Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Conditions
Motor supply voltage	V <sub>M</sub>	40	V	
	IN1	-0.3 to 7	V	
Input terminal voltage	IN2	-0.3 to 7	V	
	PWM	-0.3 to 7	V	
Output current	I <sub>O</sub>	±5	A	
	I <sub>O</sub> (p-p)	±17	A	P <sub>W</sub> ≤1ms, Duty≤50%
PWM control frequency	f <sub>PWM</sub>	20	kHz	Duty=20% to 80%
Forward + reverse rotation switch frequency*	f <sub>CW</sub>	500	Hz	
Operating temperature	T <sub>OP</sub>	-40 to +85	°C	
Junction and channel temperature	T <sub>j</sub> , T <sub>ch</sub>	-40 to +150	°C	
Storage temperature	T <sub>STG</sub>	-40 to +150	°C	
Thermal resistance	θ <sub>j-c</sub>	3.7	°C/W	
	θ <sub>j-a</sub>	35	°C/W	
Power dissipation	P <sub>D1</sub>	3.6	W	Without heatsink
	P <sub>D2</sub>	33.7	W	With infinite heatsink

Note: \* The dead time for the length current prevention in positive and the reversing switch is set by internal control IC. The set point in internal IC at the dead time is 20 $\mu$ s (typical).

Please take into account the dead time and consider the load conditions when you use the IC.

## **Electrical Characteristics**

(Unless, otherwise specified,  $T_j = T_{ch} = 25^\circ\text{C}$ ,  $V_M = 14\text{V}$ ,  $I_O = 3\text{A}$ )


Parameter	Symbol	Ratings			Unit	Conditions
		min	typ	max		
Motor supply voltage	V <sub>IN</sub>	6		18	V	V <sub>M</sub> =24V (2 min.)
Output saturation voltage	V, V <sub>M</sub> -V <sub>O</sub>			0.8	V	I <sub>O</sub> =3A
	V, V <sub>O</sub> -PG			0.3	V	I <sub>O</sub> =3A
Output leakage current	I <sub>L</sub> , L			100	μA	V <sub>M</sub> =40V
	I <sub>L</sub> , H			100	μA	V <sub>M</sub> =40V
Output transmission time	tpLH			10 *2	μs	V <sub>PWM</sub> : L → H (V <sub>th</sub> =2.5V typ)
	tpHL			15 *3	μs	V <sub>PWM</sub> : H → L (V <sub>th</sub> =2.5V typ)
	tpHL-tpLH			10	μs	
Forward voltage characteristic of diode between drain and source	V <sub>F</sub> *L		0.8		V	I <sub>O</sub> =3A
			1.0		V	I <sub>O</sub> =10A
	V <sub>F</sub> *H		0.8		V	I <sub>O</sub> =3A
			1.0		V	I <sub>O</sub> =10A
Static circuit current	IM1		22		mA	Stop mode
	IM2		22		mA	Forward and reverse mode
	IM3		16		mA	Brake mode
Input terminal voltage	V <sub>IN</sub> , H	3.0			V	V <sub>IN1</sub> =V <sub>IN2</sub> =V <sub>PWM</sub>
	V <sub>IN</sub> , L			2.0	V	V <sub>IN1</sub> =V <sub>IN2</sub> =V <sub>PWM</sub>
Input terminal current	I <sub>IN</sub> , L	-100			μA	V <sub>IN1</sub> =V <sub>IN2</sub> =V <sub>PWM</sub> =0V
	I <sub>IN</sub> , H			200	μA	V <sub>IN1</sub> =V <sub>IN2</sub> =V <sub>PWM</sub> =5V
OPC start current	I <sub>OPC</sub>	16			A	*1
DIAG output pulse width	t <sub>DIAG</sub>	20			ms	C=1μF (typ)
DIAG terminal voltage	V <sub>D</sub> *L			0.3	V	ID•SINK=1mA *4

---


**Note:**

**Note:**  
 \*1: The standard value of  $I_{OCP}$  is assumed to be a value by which the output of each Power MOS FET cuts off. When the protection circuit of OCP and TSD operates, Power MOS FETs keeps cutoff. When a signal (5V: H → 0V: L) is input to the terminal PWM, the cutoff operation will be released. Moreover, three minutes ( $T_a=25^\circ C$ ,  $f_W=10kHz$ ,  $V_M=14V$ ) are assumed to be max at the overcurrent state continuance time in the  $V_M$  operation and the ground of output terminal (OUT1, OUT2). It is not the one to assure the operation including reliability in the state that the short-circuit continues for a long time.


\*2: Output transmission time (tpLH)



**Output transmission time** tpLH is time from Vth (2.5V typ) of the terminal of PWM to output ( $V_{out} * 0.9$ ) of the output terminal.




\*4: DIAG signal output terminal is an open collector output. Use a pull-up resistor when connecting it to a logic circuit.




a: Part No.  
b: Lot No.



## Equivalent Circuit



## Standard Connection Diagram




## Timing Chart




## Electrical Characteristics


■ Output saturation voltage (Pch)




■ Output saturation voltage (Nch)




■ Forward voltage of Diode between drain and source




■ Quiescent circuit current




■ Voltage of input terminal (Threshold voltage)




■ Current of input terminal (SINK current)




■ Current of input terminal (Source current)




■ VTdiag – Vdiag Characteristics




■ Thermal shut down protection



■ Pch MOS FET Safe Operating Area (SOA)



■ Nch MOS FET Safe Operating Area (SOA)



■ PD—Ta Characteristics

