



PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 **FANOUT BUFFER**

Features

- PCI-Express Gen 1, Gen 2, Gen 3, Dedicated output enable pin for and Gen 4 common clock compliant
- Supports Serial ATA (SATA) at 100 MHz
- 100–210 MHz operation
- Low power, push pull, differential output buffers
- Internal termination for maximum integration
- each clock
- Two PCI-Express buffered clock outputs
- Supports LVDS outputs
- I²C support with readback capabilities
- Extended temperature: -40 to 85 °C
- 3.3 V Power supply
- 24-pin QFN package




Applications


- Network attached storage
- **Multi-function Printer**
- Wireless access point Routers

Description

The Si53152 is a spread spectrum tolerant PCIe clock buffer that can source two PCIe clocks simultaneously. The device has two hardware output enable inputs for enabling the respective differential outputs on the fly. The device also features output enable control through I²C communication. I²C programmability is also available to dynamically control skew, edge rate and amplitude on the true, compliment, or both differential signals on the clock outputs. This control feature enables optimal signal integrity as well as optimal EMI signature on the clock outputs. Measuring PCIe clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool. Download it for free at www.silabs.com/pcie-learningcenter.



Functional Block Diagram



Patents pending



TABLE OF CONTENTS

Section

<u>Page</u>

1. Electrical Specifications	ŀ
2. Functional Description	
2.1. OE Pin Definition	,
2.2. OE Assertion	,
2.3. OE Deassertion	,
3. Test and Measurement Setup	3
4. Control Registers)
4.1. I2C Interface	
4.2. Data Protocol)
5. Pin Descriptions: 24-Pin QFN	
6. Ordering Guide	,
7. Package Outline	
8. PCB Land Pattern	
Document Change List	



1. Electrical Specifications

Table 1. DC Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
3.3 V Operating Voltage	VDD core	$3.3 \pm 5\%$	3.135	3.3	3.465	V
3.3 V Input High Voltage	V _{IH}	Control input pins	2.0	_	V _{DD} + 0.3	V
3.3 V Input Low Voltage	V _{IL}	Control input pins	V _{SS} -0.3	_	0.8	V
Input High Voltage	V _{IHI2C}	SDATA, SCLK	2.2		—	V
Input Low Voltage	V _{ILI2C}	SDATA, SCLK	—		1.0	V
Input High Leakage Current	IIH	Except internal pull-down resistors, 0 < V _{IN} < V _{DD}	—	_	5	μA
Input Low Leakage Current	IIL	Except internal pull-up resis- tors, 0 < V _{IN} < V _{DD}	-5	_	—	μA
3.3 V Output High Voltage (Single-Ended Outputs)	V _{OH}	I _{OH} = -1 mA	2.4		—	V
3.3 V Output Low Voltage (Single-Ended Outputs)	V _{OL}	I _{OL} = 1 mA	—	_	0.4	V
High-impedance Output Current	I _{OZ}		-10		10	μA
Input Pin Capacitance	C _{IN}		1.5		5	pF
Output Pin Capacitance	C _{OUT}		—	_	6	pF
Pin Inductance	L _{IN}		—	_	7	nH
Dynamic Supply Current	I _{DD_3.3V}	All outputs enabled. Differ- ential clock with 5" traces and 2 pF load at 100 MHz.	—	_	20	mA



Table 2. AC Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DIFFIN at 0.7 V						•
Input Frequency Range	f _{in}		100		210	MHz
Rising and Falling Slew Rates for Each Clock Output Signal in a Given Differential Pair	T _R / T _F	Single ended measurement: V _{OL} = 0.175 to V _{OH} = 0.525 V (Averaged)	0.6		4	V/ns
Differential Input High Voltage	V _{IH}		150	_	_	mV
Differential Input Low Voltage	V _{IL}		_	_	-150	mV
Crossing Point Voltage at 0.7 V Swing	V _{OX}	Single-ended measurement	250	_	550	mV
Vcross Variation over all edges	ΔV_{OX}	Single-ended measurement	_	_	140	mV
Differential Ringback Voltage	V _{RB}		-100	—	100	mV
Time before ringback allowed	T _{STABLE}		500	_	_	ps
Absolute Maximum Input Voltage	V _{MAX}			_	1.15	V
Absolute Minimum Input Voltage	V _{MIN}		-0.3	—	—	V
Duty Cycle for Each Clock Output Signal in a Given Differential Pair	T _{DC}	Measured at crossing point V_{OX}	45	—	55	%
Rise/Fall Matching	T _{RFM}	Determined as a fraction of 2 x $(T_R - T_F)/(T_R + T_F)$	_	_	20	%
DIFF at 0.7 V						•
Duty Cycle	T _{DC}	Measured at 0 V differential	45	_	55	%
Clock Skew	T _{SKEW}	Measured at 0 V differential	_	_	50	ps
Additive Peak Jitter	Pk-Pk		0	_	10	ps
Additive PCIe Gen 2	RMS _{GEN2}	10 kHz < F < 1.5 MHz	0		0.5	ps
Phase Jitter		1.5 MHz< F < Nyquist Rate	0		0.5	ps
Additive PCIe Gen 3 Phase Jitter	RMS _{GEN3}	Includes PLL BW 2–4 MHz (CDR = 10 MHz)	0	_	0.10	ps
Additive PCIe Gen 4 Phase Jitter	RMS _{GEN4}	PCIe Gen 4	_		0.10	ps
Additive Cycle to Cycle Jitter	T _{CCJ}	Measured at 0 V differential	_		50	ps
Long Term Accuracy	L _{ACC}	Measured at 0 V differential	_	_	100	ppm
Notes:			1	I	l	1

Notes:

Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.
Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.



Table 2. AC Electrical Specifications (Continued)

Symbol	Test Condition	Min	Тур	Max	Unit
T _R / T _F	Measured differentially from ±150 mV	2.5	_	8	V/ns
V _{OX}		300	_	550	mV
· · · · ·					
T _{STABLE}		_		5	ms
T _{SS}		10.0	_	_	ns
	T _R / T _F V _{OX}	T _R / T _F Measured differentially from ±150 mV V _{OX} T _{STABLE}	T _R / T _F Measured differentially from ±150 mV 2.5 V _{OX} 300 T _{STABLE} —	T _R / T _F Measured differentially from ±150 mV 2.5 V _{OX} 300 T _{STABLE} -	T_R / T_F Measured differentially from ±150 mV2.58 V_{OX} 300550 T_{STABLE} 5

Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.
Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.

Table 3. Absolute Maximum Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Main Supply Voltage	V _{DD_3.3V}	Functional	_		4.6	V		
Input Voltage	V _{IN}	Relative to V _{SS}	-0.5		4.6	V_{DC}		
Temperature, Storage	T _S	Non-functional	-65		150	°C		
Temperature, Operating Ambient	T _A	Functional	-40		85	°C		
Temperature, Junction	TJ	Functional			150	°C		
Dissipation, Junction to Case	Ø _{JC}	JEDEC (JESD 51)			35	°C/W		
Dissipation, Junction to Ambient	Ø _{JA}	JEDEC (JESD 51)			37	°C/W		
ESD Protection (Human Body Model)	ESD _{HBM}	JEDEC (JESD 22-A114)	2000			V		
Flammability Rating	UL-94	UL (Class)		V–0	1			



2. Functional Description

2.1. OE Pin Definition

The OE pins are active high inputs used to enable and disable the output clocks. To enable the output clock, the OE pin needs to be logic high and the I^2C output enable bit needs to be logic high. There are two methods to disable the output clocks: the OE is pulled to a logic low, or the I^2C enable bit is set to a logic low. The OE pins are required to be driven at all times even though they have an internal 100 k Ω resistor.

2.2. OE Assertion

The OE signals are active high inputs used for synchronous stopping and starting the DIFF output clocks respectively while the rest of the clock generator continues to function. The assertion of the OE signal by making it logic high causes stopped respective DIFF outputs to resume normal operation. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the assertion to active outputs is no more than two to six output clock cycles.


2.3. OE Deassertion

When the OE pin is deasserted by making it logic low, the corresponding DIFF output is stopped, and the final output state is driven low.



3. Test and Measurement Setup

This diagram shows the test load configuration for differential clock signals.








Figure 2. Differential Output Signals (for AC Parameters Measurement)






Figure 3. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)



4. Control Registers

4.1. I²C Interface

To enhance the flexibility and function of the clock buffer, an I^2C interface is provided. Through the I^2C Interface, various device functions are available, such as individual clock output enable. The registers associated with the I^2C Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. Power management functions can only be programed in program mode and not in normal operation modes.

4.2. Data Protocol

The I²C protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes.

The block write and block read protocol is outlined in Table 4 while Table 5 outlines byte write and byte read protocol. The slave receiver address is 11010110 (D6h).

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address—7 bits	8:2	Slave address—7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code—8 bits	18:11	Command Code—8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count—8 bits	20	Repeat start
28	Acknowledge from slave	27:21	Slave address—7 bits
36:29	Data byte 1—8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2—8 bits	37:30	Byte Count from slave—8 bits
46	Acknowledge from slave	38	Acknowledge
	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave—8 bits
	Data Byte N—8 bits	47	Acknowledge
	Acknowledge from slave	55:48	Data byte 2 from slave—8 bits
	Stop	56	Acknowledge
			Data bytes from slave/Acknowledge
			Data Byte N from slave-8 bits
			NOT Acknowledge
			Stop

Table 4. Block Read and Block Write Protocol



	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte–8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop

Table 5. Byte Read and Byte Write Protocol
--



Control Register 0. Byte 0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name								
Туре	R/W							

Reset settings = 00000000

Bit	Name	Function
7:0	Reserved	

Control Register 1. Byte 1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name								
Туре	R/W							

Reset settings = 00000000

Bit	Name	Function
7:0	Reserved	



Control Register 2. Byte 2

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF0_OE	DIFF1_OE						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11000000

Bit	Name	Function
7	DIFF0_OE	Output Enable for DIFF0. 0: Output disabled. 1: Output enabled.
6	DIFF1_OE	Output Enable for DIFF1 0: Output disabled. 1: Output enabled.
5:0	Reserved	

Control Register 3. Byte 3

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Rev Code[3:0]			Vendor ID[3:0]				
Туре	R/W R/W R/W R/W				R/W	R/W	R/W	R/W

Reset settings = 00001000

Bit	Name	Function
7:4	Rev Code[3:0]	Program Revision Code.
3:0	Vendor ID[3:0]	Vendor Identification Code.

Control Register 4. Byte 4

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	BC[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00000110

Bit	Name	Function
7:0	BC[7:0]	Byte Count Register.



Control Register 5. Byte 5

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF_Amp_Sel	DIFF_Amp_Cntl[2]	DIFF_Amp_Cntl[1]	DIFF_Amp_Cntl[0]				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11011000

Bit	Name	Function			
7	DIFF_Amp_Sel	Amplitude Control for DIFF Differential Outputs. 0: Differential outputs with Default amplitude. 1: Differential outputs amplitude is set by Byte 5[6:4].			
6	DIFF_Amp_Cntl[2]	DIFF Differential Outputs Amplitude Adjustment.			
5	DIFF_Amp_Cntl[1]	000: 300 mV 001: 400 mV 010: 500 mV 011: 600 mV			
4	DIFF_Amp_Cntl[0]	100: 700 mV 101: 800 mV 110: 900 mV 111: 1000 mV			
3:0	Reserved				



5. Pin Descriptions: 24-Pin QFN




Figure 4. 24-Pin QFN

Table 6. Si53152 24-Pin QFN Descriptions

Pin #	Name	Туре	Description
1	VDD	PWR	3.3 V power supply.
2	NC	NC	No connect.
3	VDD	PWR	3.3 V power supply.
4	VSS	GND	Ground.
5	OE_DIFF0	I,PU	Active high input pin enables DIFF0 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
6	VDD	PWR	3.3 V power supply.
7	NC	NC	No connect.
8	NC	NC	No connect.
9	NC	NC	No connect.
10	NC	NC	No connect.
11	NC	NC	No connect.
12	VDD	PWR	3.3 V power supply.
13	DIFF0	O, DIF	0.7 V, 100 MHz differential clock.
14	DIFF0	O, DIF	0.7 V, 100 MHz differential clock.
15	DIFF1	O, DIF	0.7 V, 100 MHz differential clock.



Pin #	Name	Туре	Description
16	DIFF1	O, DIF	0.7 V, 100 MHz differential clock.
17	VDD	PWR	3.3 V power supply.
18	OE_DIFF1	I,PU	Active high input pin enables DIFF1 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications.
19	SCLK	I	SMBus compatible SCLOCK.
20	SDATA	I/O	SMBus compatible SDATA.
21	VDD	PWR	3.3 V power supply.
22	DIFFIN	I	0.7 V Differential True Input, typically 100 MHz. Input frequency range 100 to 210 MHz.
23	DIFFIN	0	0.7 V Differential Complement Input, typically 100 MHz. Input frequency range 100 to 210 MHz.
24	VSS	GND	Ground.
25	GND	GND	Ground for bottom pad of the IC.

Table 6. Si53152 24-Pin QFN Descriptions (Continued)



6. Ordering Guide

Part Number	Package Type	Temperature
Lead-free		
Si53152-A01AGM	24-pin QFN	Extended, -40 to 85 °C
Si53152-A01AGMR	24-pin QFN—Tape and Reel	Extended, -40 to 85 °C



7. Package Outline

Figure 5 illustrates the package details for the Si53152. Table 7 lists the values for the dimensions shown in the illustration.




Figure 5. 24-Pin Quad Flat No Lead (QFN) Package

Min 0.70	Nom	Max		
0.70	0.75			
	0.75	0.80		
0.00	0.025	0.05		
0.20	0.25	0.30		
4.00 BSC				
2.60 2.70 2.80				
0.50 BSC				
	4.00 BSC			
2.60	2.70	2.80		
0.30	0.40	0.50		
	0.10			
	0.10			
0.08				
	0.07			
	0.20 2.60 2.60	0.20 0.25 4.00 BSC 2.60 2.70 0.50 BSC 4.00 BSC 2.60 2.70 0.30 0.40 0.10 0.10 0.08 0.08		

Table 7. Package Diagram Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- **2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VGGD-8
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components



8. PCB Land Pattern




Figure 6. Si53152 24-Pin TDFN Land Pattern

Dimension	mm
C1	4.0
C2	4.0
E	0.50 BSC
X1	0.30
X2	2.70
Y1	0.80



	Y2	2.70	
Notes:			
General			
1.	All dimensions shown are in millimeters (mm).		
2.	This Land Pattern Design is based on the IPC-7351 guidelines.		
3.	. All dimensions shown are at Maximum Material Condition (MMC). Least		
	Material Condition (LMC) is calculated based on a Fabrication Allowance of		
	0.05 mm.		
Solder Mask Design			
4.	All metal pads are to be non-solder mask defined (NSMD). Clearance		
	between the solder mask and the metal pad is to be 60 µm minimum, all the		
	way around the pad.		
Stencil Design			
5.	A stainless steel, laser-cut and e	electro-polished stencil with trapezoidal	
	walls should be used to assure of	good solder paste release.	
6.	6. The stencil thickness should be 0.125 mm (5 mils).		
		and pad size should be 1:1 for all pads.	
Card Assembly			
8.	A No-Clean, Type-3 solder paste	e is recommended.	
		profile is per the JEDEC/IPC J-STD-020	
	specification for Small Body Cor	•	

Table 8. Si53152 24-Pin Land Pattern Dimensions (Continued)



DOCUMENT CHANGE LIST


Revision 0.1 to Revision 1.0

- Updated Features and Description.
- Updated Table 2.
- Updated Table 3.
- Updated Section 4.1.

Revision 1.0 to Revision 1.1

- Updated Features on page 1.
- Updated Description on page 1.
- Updated specs in Table 2, "AC Electrical Specifications," on page 5.





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com