

ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features

- Generates any frequency from 2 kHz Five clock outputs with selectable to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz
- Ultra-low jitter clock outputs with jitter generation as low as 300 fs rms (12 kHz-20 MHz)
- Integrated loop filter with selectable loop bandwidth (4 Hz to 525 Hz)
- Meets OC-192 GR-253-CORE jitter specifications
- Four clock inputs with manual or automatically controlled hitless switching and phase build-out
- Supports holdover and freerun modes of operation
- SONET frame sync switching and regeneration

Applications

SONET/SDH OC-48/STM-16/OC-192/STM-64 line cards

Data converter clocking

ITU G.709 and custom FEC line cards

- OTN/WDM Muxponder, MSPP, ROADM line cards
- GbE/10GbE, 1/2/4/8/10G FC line cards SONET/SDH + PDH clock synthesis
- Wireless repeaters/wireless backhaul Test and measurement
 - Synchronous Ethernet
 - Broadcast video

Description

The Si5369 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps rms jitter performance. The Si5369 accepts four clock inputs ranging from 2 kHz to 710 MHz and generates five clock outputs ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. The outputs are divided down separately from a common source. The Si5369 input clock frequency and clock multiplication ratio are programmable through an I²C or SPI interface. The Si5369 is based on Silicon Laboratories' third-generation DSPLL® technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5369 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.

- signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 and custom FEC ratios (253/226, 239/237, 255/238, 255/237, 255/236)
- LOL, LOS, FOS alarm outputs
- Digitally-controlled output phase adjust
- I²C or SPI programmable settings
- On-chip voltage regulator for 1.8 V ±5%, 2.5 V ±10%, or 3.3 V ±10% operation
- Small size: 14 x 14 mm 100-pin TQFP
- Pb-free, RoHS compliant



Functional Block Diagram






TABLE OF CONTENTS

Section

<u>Page</u>

| 1. Electrical Specifications | .4 |
|------------------------------------|-----------|
| 2. Typical Phase Noise Performance | 16 |
| 3. Functional Description | 21 |
| 3.1. External Reference | 21 |
| 3.2. Further Documentation | 21 |
| 4. Register Map | 22 |
| 5. Register Descriptions | |
| 6. Pin Descriptions: Si5369 | |
| 7. Ordering Guide | 78 |
| 8. Package Outline: 100-Pin TQFP | 79 |
| 9. Recommended PCB Layout | BO |
| 10. Top Marking | 32 |
| Document Change List | 83 |
| Contact Information | |



1. Electrical Specifications

Table 1. Recommended Operating Conditions¹

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-----------------------|-----------------|----------------------------|------|-----|------|------|
| Ambient Temperature | T _A | | -40 | 25 | 85 | С |
| Supply Voltage during | V _{DD} | 3.3 V Nominal ² | 2.97 | 3.3 | 3.63 | V |
| Normal Operation | | 2.5 V Nominal | 2.25 | 2.5 | 2.75 | V |
| | | 1.8 V Nominal | 1.71 | 1.8 | 1.89 | V |

Notes:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.

2. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.




Figure 2. Rise/Fall Time Characteristics



Table 2. DC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------------------|---|------|-----|------|-----------------|
| Supply Current ^{1,6} | I _{DD} | LVPECL Format 622.08 MHz Out All CKOUTs Enabled | _ | 394 | 435 | mA |
| | | LVPECL Format 622.08 MHz Out 1 CKOUT Enabled | _ | 253 | 284 | mA |
| | | CMOS Format 19.44 MHz Out All CKOUTs Enabled | _ | 278 | 400 | mA |
| | | CMOS Format 19.44 MHz Out 1 CKOUT Enabled | _ | 229 | 261 | mA |
| | | Disable Mode | | 165 | — | mA |
| CKINn Input Pins ² | | | | • | | - |
| Input Common Mode Voltage (Input Thresh- | V _{ICM} | 1.8 V ± 5% | 0.9 | _ | 1.4 | V |
| old Voltage) | | 2.5 V ± 10% | 1 | — | 1.7 | V |
| | | 3.3 V ± 10% | 1.1 | _ | 1.95 | V |
| Input Resistance | CKN _{RIN} | Single-ended | 20 | 40 | 60 | kΩ |
| Single-Ended Input Voltage Swing | V _{ISE} | f _{CKIN} < 212.5 MHz See Figure 1. | 0.2 | — | | V _{PP} |
| (See Absolute Specs) | | f _{CKIN} > 212.5 MHz See Figure 1. | 0.25 | - | _ | V _{PP} |
| Differential Input Voltage Swing | V _{ID} | f _{CKIN} < 212.5 MHz See Figure 1. | 0.2 | _ | _ | V _{PP} |
| (See Absolute Specs) | | fCKIN > 212.5 MHz See Figure 1. | 0.25 | _ | _ | V _{PP} |

Notes:

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD \geq 2.5 V.
- 4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.



Table 2. DC Characteristics (Continued)

(V_{DD} = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, T_A = –40 to 85 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|----------------------|---|-----------------------|-----------------------|-----------------------|------------------|
| Output Clocks (CKOUT | n) ^{3,5,6} | | | | | |
| Common Mode | CKO _{VCM} | LVPECL 100 Ω load line-to-line | V _{DD} –1.42 | _ | V _{DD} –1.25 | V |
| Differential Output Swing | CKO _{VD} | LVPECL 100 Ω load line-to-line | 1.1 | _ | 1.9 | V _{PP} |
| Single Ended Output Swing | CKO _{VSE} | LVPECL 100 Ω load line-to-line | 0.5 | — | 0.93 | V _{PP} |
| Differential Output Volt- age | СКО _{VD} | CML 100 Ω load line-to-line | 350 | 425 | 500 | mV _{PP} |
| Common Mode Output Voltage | CKO _{VCM} | CML 100 Ω load line-to-line | — | V _{DD} -0.36 | _ | V |
| Differential Output Volt- age | CKO _{VD} | LVDS 100 Ω load line-to-line | 500 | 700 | 900 | mV _{PP} |
| | | Low Swing LVDS 100 Ω load line-to-line | 350 | 425 | 500 | mV _{PP} |
| Common Mode Output Voltage | CKO _{VCM} | LVDS 100 Ω load line-to-line | 1.125 | 1.2 | 1.275 | V |
| Differential Output Resistance | CKO _{RD} | CML, LVPECL, LVDS | _ | 200 | _ | Ω |
| Output Voltage Low | CKO _{VOLLH} | CMOS | _ | _ | 0.4 | V |
| Output Voltage High | CKO _{VOHLH} | V _{DD} = 1.71 V CMOS | 0.8 x V _{DD} | | | V |

Notes:

2. No under- or overshoot is allowed.

3. LVPECL outputs require nominal VDD \ge 2.5 V.

4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.

5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.

6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.



^{1.} Current draw is independent of supply voltage

Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|-------------------|--|-----|------|-----|------|
| Output Drive Current (CMOS driving into | CKO _{IO} | ICMOS[1:0] = 11 V _{DD} = 1.8 V | — | 7.5 | _ | mA |
| CKO _{VOL} for output low or CKO _{VOH} for output high. CKOUT+ and | | ICMOS[1:0] = 10 V _{DD} = 1.8 V | — | 5.5 | _ | mA |
| CKOUT– shorted exter- nally) | | ICMOS[1:0] = 01 V _{DD} = 1.8 V | — | 3.5 | _ | mA |
| | | ICMOS[1:0] = 00 V _{DD} = 1.8 V | — | 1.75 | _ | mA |
| | | ICMOS[1:0] = 11 V _{DD} = 3.3 V | — | 32 | _ | mA |
| | | ICMOS[1:0] = 10 V _{DD} = 3.3 V | — | 24 | _ | mA |
| | | ICMOS[1:0] = 01 V _{DD} = 3.3 V | — | 16 | _ | mA |
| | | ICMOS[1:0] = 00 V _{DD} = 3.3 V | — | 8 | _ | mA |
| 2-Level LVCMOS Input | Pins | | | | | |
| Input Voltage Low | V _{IL} | V _{DD} = 1.71 V | _ | _ | 0.5 | V |
| | | V _{DD} = 2.25 V | — | — | 0.7 | V |
| | | V _{DD} = 2.97 V | | | 0.8 | V |
| Input Voltage High | V _{IH} | V _{DD} = 1.89 V | 1.4 | _ | | V |
| | | V _{DD} = 2.25 V | 1.8 | _ | _ | V |
| | | V _{DD} = 3.63 V | 2.5 | _ | | V |
| Notos: | | - | | | | • |

Notes:

- 1. Current draw is independent of supply voltage
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal VDD \geq 2.5 V.
- 4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- **5.** LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.
- 6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.



Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------|------------------|--|---------------------------|-----|------------------------|------|
| 3-Level Input Pins ⁴ | | | | | | |
| Input Voltage Low | V _{ILL} | | — | | 0.15 x V _{DD} | V |
| Input Voltage Mid | V _{IMM} | | 0.45 x V _{DD} | _ | 0.55 x V _{DD} | V |
| Input Voltage High | V _{IHH} | | 0.85 x V _{DD} | _ | - | V |
| Input Low Current | I _{ILL} | See Note 4 | -20 | | — | μA |
| Input Mid Current | I _{IMM} | See Note 4 | -2 | | +2 | μA |
| Input High Current | I _{IHH} | See Note 4 | — | | 20 | μA |
| LVCMOS Output Pins | 11 | | | | | |
| Output Voltage Low | V _{OL} | IO = 2 mA V _{DD} = 1.71 V | — | _ | 0.4 | V |
| Output Voltage Low | | IO = 2 mA V _{DD} = 2.97 V | — | _ | 0.4 | V |
| Output Voltage High | V _{OH} | IO = -2 mA V _{DD} = 1.71 V | V _{DD} –0.4 | _ | - | V |
| Output Voltage High | | IO = –2 mA V _{DD} = 2.97 V | V _{DD} –0.4 | _ | - | V |

Notes:

1. Current draw is independent of supply voltage

2. No under- or overshoot is allowed.

3. LVPECL outputs require nominal VDD \ge 2.5 V.

4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.

5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.

6. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS.



Table 3. AC Specifications

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--|----------------------|---|-------|----------|-------|-----------------|
| Single-Ended Referer | nce Clock Inp | ut Pin XA (XB with cap to G | ND) | | | |
| Input Resistance | XA _{RIN} | RATE[1:0] = LM, MH, ac coupled | — | 12 | — | kΩ |
| Input Voltage Swing | XA _{VPP} | RATE[1:0] = LM, MH, ac coupled | 0.5 | | 1.2 | V _{PP} |
| Differential Reference | Clock Input | Pins (XA/XB) | | | | |
| Input Voltage Swing | XA/XB _{VPP} | RATE[1:0] = LM, MH | 0.5 | — | 2.4 | V _{PP} |
| CKINn Input Pins | | | | | | |
| Input Frequency | CKN _F | | 0.002 | — | 710 | MHz |
| Input Duty Cycle (Minimum Pulse Width) | CKN _{DC} | Whichever is smaller (i.e., the 40% / 60% limitation applies only to high frequency clocks) | 40 | _ | 60 | % |
| | | | 2 | | | ns |
| Input Capacitance | CKN _{CIN} | | _ | — | 3 | pF |
| Input Rise/Fall Time | CKN _{TRF} | 20–80% See Figure 2 | _ | — | 11 | ns |
| CKOUTn Output Pins | | | | <u> </u> | | 1 |
| (See ordering section f | or speed grade | e vs frequency limits) | | | | |
| Output Frequency (Output not config- | CKO _F | N1 ≥ 6 | 0.002 | — | 945 | MHz |
| ured for CMOS or Disabled) | | N1 = 5 | 970 | _ | 1134 | MHz |
| / | | N1 = 4 | 1.213 | — | 1.4 | GHz |
| Maximum Output Frequency in CMOS Format | СКО _F | | _ | - | 212.5 | MHz |
| Output Rise/Fall (20–80 %) @ 622.08 MHz output | CKO _{TRF} | Output not configured for CMOS or Disabled See Figure 2 | _ | 230 | 350 | ps |

Notes:

1. Input to output phase skew after an ICAL is not controlled and can assume any value.

2. Lock and settle time performance is dependent on the frequency plan and the XAXB reference frequency. Please visit the Silicon Labs Technical Support web page at: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx to submit a technical support request regarding the lock time of your frequency plan.



Table 3. AC Specifications (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|---|-----|-----|----------|-------------------|
| Output Rise/Fall (20–80%) @ 212.5 MHz output | CKO _{TRF} | CMOS Output V _{DD} = 1.71 C _{LOAD} = 5 pF | — | — | 8 | ns |
| Output Rise/Fall (20–80%) @ 212.5 MHz output | CKO _{TRF} | CMOS Output V_{DD} = 2.97 C_{LOAD} = 5 pF | — | | 2 | ns |
| Output Duty Cycle Uncertainty @ 622.08 MHz | СКО _{DC} | 100 Ω Load Line-to-Line Measured at 50% Point (Not for CMOS) | _ | | ±40 | ps |
| LVCMOS Input Pins | | | | | | |
| Minimum Reset Pulse Width | t _{RSTMN} | | 1 | - | | μs |
| Reset to Microproces- sor Access Ready | t _{READY} | | | _ | 10 | ms |
| Input Capacitance | C _{in} | | — | — | 3 | pF |
| LVCMOS Output Pins | | | | | | L |
| Rise/Fall Times | t _{RF} | C _{LOAD} = 20pf See Figure 2 | — | 25 | _ | ns |
| LOSn Trigger Window | LOS _{TRIG} | From last CKINn ↑ to ↓ Internal detection of LOSn N3 ≠ 1 | _ | _ | 4.5 x N3 | T _{CKIN} |
| Time to Clear LOL after LOS Cleared | t _{CLRLOL} | ↓LOS to ↓LOL Fold = Fnew Stable Xa/XB reference | _ | 10 | _ | ms |
| Device Skew | | | | | | |
| Output Clock Skew | t _{skew} | ↑ of CKOUTn to ↑ of CKOUT_m, CKOUTn and CKOUT_m at same frequency and signal format <u>PHASEOFFSET</u> = 0 <u>CKOUT_ALWAYS_ON</u> = 1 <u>SQ_ICAL</u> = 1 | _ | _ | 100 | ps |

Lock and settle time performance is dependent on the frequency plan and the XAXB reference frequency. Please visit
the Silicon Labs Technical Support web page at: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
to submit a technical support request regarding the lock time of your frequency plan.



Table 3. AC Specifications (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|---|---------|------|-----|----------|
| Phase Change due to Temperature Variation ¹ | t _{TEMP} | Max phase changes from -40 to +85 °C | | 300 | 500 | ps |
| PLL Performance | | | | | | |
| (fin = fout = 622.08 MH | lz; BW = 7 Hz | ; LVPECL, XAXB = 114.285 | MHz) | | | |
| Lock Time ² | t _{LOCKMP} | Start of ICAL to \downarrow of LOL | | 0.8 | 1.0 | S |
| Settle Time ² | t _{SETTLE} | Start of ICAL to F _{OUT} within 5 ppm of final value | _ | 4.2 | 5.0 | s |
| Output Clock Phase Change | t _{P_STEP} | After clock switch $f3 \ge 128 \text{ kHz}$ | — | 200 | _ | ps |
| Closed Loop Jitter Peaking | J _{PK} | | _ | 0.05 | 0.1 | dB |
| Jitter Tolerance | J _{TOL} | Jitter Frequency ≥ Loop Bandwidth | 5000/BW | — | — | ns pk-pk |
| Phase Noise fout = 622.08 MHz | | 100 Hz Offset | — | -95 | — | dBc/Hz |
| | | 1 kHz Offset | — | -110 | — | dBc/Hz |
| | CKO _{PN} | 10 kHz Offset | — | -117 | — | dBc/Hz |
| | | 100 kHz Offset | _ | -118 | — | dBc/Hz |
| | | 1 MHz Offset | _ | -131 | _ | dBc/Hz |
| Spurious Noise | SP _{SPUR} | Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz) | | -67 | _ | dBc |

Notes:

1. Input to output phase skew after an ICAL is not controlled and can assume any value.

2. Lock and settle time performance is dependent on the frequency plan and the XAXB reference frequency. Please visit the Silicon Labs Technical Support web page at: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx to submit a technical support request regarding the lock time of your frequency plan.



Table 4. Microprocessor Control (V_{DD} = 1.8 \pm 5%, 2.5 \pm 10%, or 3.3 V \pm 10%, T_A = -40 to 85 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | | | |
|---|---------------------|---|------------------------|-----|------------------------|------|--|--|--|
| I ² C Bus Lines (SDA, SCL) | | | | | | | | | |
| Input Voltage Low | VIL _{I2C} | | — | _ | 0.25 x V _{DD} | V | | | |
| Input Voltage High | VIH _{I2C} | | 0.7 x V _{DD} | | V _{DD} | V | | | |
| Hysteresis of Schmitt trigger inputs | VHYS _{I2C} | V _{DD} = 1.8 V | 0.1 x V _{DD} | | _ | V | | | |
| | | V _{DD} = 2.5 or 3.3 V | 0.05 x V _{DD} | _ | — | V | | | |
| Output Voltage Low | VOL _{I2C} | V _{DD} = 1.8 V IO = 3 mA | _ | — | 0.2 x V _{DD} | V | | | |
| | | V _{DD} = 2.5 or 3.3 V IO = 3 mA | — | — | 0.4 | V | | | |



Table 4. Microprocessor Control (Continued) (V_{DD} = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, T_A = -40 to 85 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|------------------|----------------|-----|-----|-----|------|
| SPI Specifications | | | | | | |
| Duty Cycle, SCLK | t _{DC} | SCLK = 10 MHz | 40 | — | 60 | % |
| Cycle Time, SCLK | t _c | | 100 | — | — | ns |
| Rise Time, SCLK | t _r | 20–80% | — | — | 25 | ns |
| Fall Time, SCLK | t _f | 20–80% | — | — | 25 | ns |
| Low Time, SCLK | t _{lsc} | 20–20% | 30 | — | — | ns |
| High Time, SCLK | t _{hsc} | 80–80% | 30 | — | — | ns |
| Delay Time, SCLK Fall to SDO Active | t _{d1} | | - | — | 25 | ns |
| Delay Time, SCLK Fall to SDO Transition | t _{d2} | | _ | — | 25 | ns |
| Delay Time, SS Rise to SDO Tri-state | t _{d3} | | - | — | 25 | ns |
| Setup Time, SS to SCLK Fall | t _{su1} | | 25 | — | _ | ns |
| Hold Time, SS to SCLK Rise | t _{h1} | | 20 | — | _ | ns |
| Setup Time, SDI to SCLK Rise | t _{su2} | | 25 | — | _ | ns |
| Hold Time, SDI to SCLK Rise | t _{h2} | | 20 | — | _ | ns |
| Delay Time between Slave Selects | t _{cs} | | 25 | — | — | ns |



Table 5. Jitter Generation

| Parameter | Symbol | bol Test Condition [*] Min Ty | | Тур | Max | GR-253- Specification | Unit | |
|----------------------|----------|--|--------------------------|-----|-----|--------------------------|---------------|-------------------|
| | | Measurement Filter | DSPLL BW ² | | | | Specification | |
| Jitter Gen OC-192 | JGEN | 0.02–80 MHz | 120 Hz | _ | 4.2 | — | 30 | ps _{PP} |
| | | | | _ | .27 | _ | N/A | ps _{rms} |
| | | 4–80 MHz | 120 Hz | _ | 3.7 | — | 10 | ps _{PP} |
| | | | | _ | .14 | — | N/A | ps _{rms} |
| | | 0.05–80 MHz | 120 Hz | | 4.4 | — | 10 | ps _{PP} |
| | | | | _ | .26 | — | 1.0 | ps _{rms} |
| Jitter Gen OC-48 | JGEN | 0.12–20 MHz | 120 Hz | _ | 3.5 | — | 40.2 | ps _{PP} |
| 00 10 | | | | _ | .27 | — | 4.02 | ps _{rms} |
| *Note: Test con | ditions: | 00 MLL- | 1 | L | 1 | 1 | 11 | |

1. fIN = fOUT = 622.08 MHz

2. Clock input: LVPECL

3. Clock output: LVPECL

4. PLL bandwidth: 120 Hz

5. 114.285 MHz 3rd OT crystal used as XA/XB input

6. V_{DD} = 2.5 V

7. T_A = 85 °C

8. Jitter integration bands include low-pass (-20 dB/dec) and high-pas (-60 dB/dec) roll-offs per Telecordia GR-253-CORE.



Table 6. Thermal Characteristics

(V_{DD} = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T_A = -40 to 85 °C)

| Parameter | Symbol | Test Condition | Value | Unit |
|--|---------------|----------------|-------|------|
| Thermal Resistance Junction to Ambient | θ_{JA} | Still Air | 31 | C°/W |

Table 7. Absolute Maximum Ratings*

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | |
|---|--------------------|----------------|------------------|-----|----------------------|------|--|
| DC Supply Voltage | V _{DD} | | -0.5 | _ | 3.8 | V | |
| LVCMOS Input Voltage | V _{DIG} | | -0.3 | _ | V _{DD} +0.3 | V | |
| CKINn Voltage Level Limits | CKN _{VIN} | | 0 | _ | V _{DD} | V | |
| XA/XB Voltage Level Limits | XA _{VIN} | | 0 | | 1.2 | V | |
| Operating Junction Temperature | T _{JCT} | | -55 | | 150 | °C | |
| Storage Temperature Range | T _{STG} | | -55 | | 150 | °C | |
| ESD HBM Tolerance (100 pF, 1.5 kΩ); All pins except CKIN+/CKIN– | | | 2 | _ | _ | kV | |
| ESD MM Tolerance; All pins except CKIN+/CKIN– | | | 150 | — | — | V | |
| ESD HBM Tolerance (100 pF, 1.5 kΩ); CKIN+/CKIN– | | | 700 | _ | — | V | |
| ESD MM Tolerance; CKIN+/CKIN– | | | 100 | _ | — | V | |
| Latch-up Tolerance | | | JESD78 Compliant | | | | |

rating conditions for extended periods of time may affect device reliability.



2. Typical Phase Noise Performance




Figure 3. Broadcast Video*

*Note: Phase noise plot RMS jitter value used brick wall integration.

| Jitter Bandwidth | Jitter (peak-peak) | Jitter (RMS) |
|------------------------------|--------------------|--------------|
| 10 Hz to 20 MHz | 5.24 ps | 484 |
| Note: Number of samples: 8.9 | 1E9 | |









Figure 4. OTN/SONET/SDH Phase Noise*




| Jitter Bandwidth | Jitter, RMS |
|---|--|
| SONET_OC48, 12 kHz to 20 MHz | 266 fs |
| SONET_OC192_A, 20 kHz to 80 MHz | 283 fs |
| SONET_OC192_B, 4 MHz to 80 MHz | 155 fs |
| SONET_OC192_C, 50 kHz to 80 MHz | 275 fs |
| Brick Wall_800 Hz to 80 MHz | 287 fs |
| Note: Jitter integration bands include low-pass (- per Telecordia GR-253-CORE. | –20 dB/Dec) and hi-pass (–60 dB/Dec) roll-offs |










| Jitter Bandwidth | Jitter (peak-peak) | Jitter (RMS) |
|------------------------------|--------------------|--------------|
| 10 Hz to 20 MHz | 7.28 ps | 581 |
| Note: Number of samples: 8.9 | 1E9 | |





*Note: Phase noise plot RMS jitter value uses brick wall integration.

| Jitter Bandwidth | Jitter (RMS) |
|------------------|--------------|
| 10 kHz to 10 MHz | 238 fs |







Figure 7. Si5369 Typical Application Circuit (I²C Control Mode)



*Note: Assumes differential LVPECL termination (3.3 V) on clock inputs.

Figure 8. Si5369 Typical Application Circuit (SPI Control Mode)



3. Functional Description

The Si5369 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps rms jitter performance. The Si5369 accepts four clock inputs ranging from 2 kHz to 710 MHz and generates five clock outputs ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. Independent dividers are available for every input clock and output clock, so the Si5369 can accept input clocks at different frequencies and it can generate output clocks at different frequencies. The Si5369 input clock frequency and clock multiplication ratio are programmable through an I²C or SPI interface. Optionally, the fifth clock output can be configured as a 2 to 512 kHz SONET/SDH frame synchronization output that is phase aligned with one of the high-speed output clocks. Silicon Laboratories offers a PC-based software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a given input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. This utilitv can be downloaded from http://www.silabs.com/timing (click on Documentation).

The Si5369 is based on Silicon Laboratories' 3rdgeneration DSPLL[®] technology, which provides anyfrequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5369 PLL loop bandwidth is digitally programmable and supports a range from 4 to 525 Hz. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5369 supports hitless switching between input clocks in compliance with GR-253-CORE and GR-1244-CORE that greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (<200 ps typ). Manual, automatic revertive and non-revertive input clock switching options are available. The Si5369 monitors the four input clocks for loss-ofsignal and provides a LOS alarm when it detects missing pulses on any of the four input clocks. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. The Si5369 monitors the frequency of CKIN1, CKIN2, CKIN3, and CKIN4 with respect to a selected reference frequency and generates a frequency offset alarm (FOS) if the threshold is exceeded. This FOS feature is available for SONET applications in which both the monitored frequency on CKIN1, CKIN3, and CKIN4 and the reference frequency are integer multiples of 19.44 MHz. Both Stratum 3/3E and SONET Minimum Clock (SMC) FOS thresholds are supported.

The Si5369 provides a digital hold capability that allows the device to continue generation of a stable output clock when the selected input reference is lost. During digital hold, the DSPLL generates an output frequency based on

a historical average that existed a fixed amount of time before the error event occurred, eliminating the effects of phase and frequency transients that may occur immediately preceding digital hold.

The Si5369 has five differential clock outputs. The electrical format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, unused clock outputs can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. In addition, the phase of one output clock may be adjusted in relation to the phase of the other output clock. The resolution varies from 800 ps to 2.2 ns depending on the PLL divider settings. Consult the DSPLLsim configuration software to determine the phase offset resolution for a given input clock/clock multiplication ratio combination. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.

3.1. External Reference

An external clock or a low-cost 114.285 MHz 3rd overtone crystal is typically used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to operate. Silicon Laboratories recommends using a high-quality crystal. Specific recommendations may be found in the Family Reference Manual. An external clock from a high-quality OCXO or TCXO can also be used as a reference for the device.

If there is a need to use a reference oscillator instead of a crystal, Silicon Labs does not recommend using MEMS based oscillators. Instead, Silicon Labs recommends the Si530EB121M109DG, which is a very low jitter/wander, LVPECL, 2.5 V crystal oscillator. The very low loop BW of the Si5369 means that it can be susceptible to XAXB reference sources that have high wander. Experience has shown that in spite of having low jitter, some MEMs oscillators have high wander, and these devices should be avoided. Contact Silicon Labs for details.

In digital hold, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in digital hold, will be tracked by the output of the device. Note that crystals can have temperature sensitivities.

3.2. Further Documentation

Consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5369. Additional design support is available from Silicon Laboratories through your distributor.

Silicon Laboratories has developed a PC-based software utility called DSPLL*sim* to simplify device configuration, frequency planning, and loop bandwidth selection. The FRM and this utility can be downloaded from http://www.silabs.com/timing; click on Documentation.



4. Register Map

All register bits that are not defined in this map should always be written with the specified Reset Values. The writing to these bits of values other than the specified Reset Values may result in undefined device behavior. Registers not listed, such as Register 64, should never be written to.

| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----------|---------|-----------------|-------------------------|-------------------|-----------------------|-------------------|-------------------|---------------|--|
| 0 | | FREE_RUN | CKOUT_ ALWAYS_ ON | | | | BYPASS_ REG | | |
| 1 | CK_PRI | OR4 [1:0] | CK_PRI | OR3 [1:0] | CK_PRI | OR2 [1:0] | CK_PRIOR1 [1:0] | | |
| 2 | | BWSEL_REG [3:0] | | | | | | | |
| 3 | CKSEL_ | REG [1:0] | DHOLD | SQ_ICAL | | | | | |
| 4 | AUTOSEL | REG [1:0] | | | | HIST_DEL [4:0 |] | | |
| 5 | ICMC | DS [1:0] | SF | OUT2_REG [2 | 2:0] | SF | OUT1_REG [2 | 2:0] | |
| 6 | | | SF | OUT4_REG [2 | 2:0] | SF | OUT3_REG [2 | 2:0] | |
| 7 | | | SF | OUT5_REG [2 | 2:0] | F | OSREFSEL [2: | :0] | |
| 8 | HLOG | 6_4 [1:0] | HLOG | _3 [1:0] | HLOG | _2 [1:0] | HLOG | _1 [1:0] | |
| 9 | | ŀ | HIST_AVG [4:0 |)] | | | HLOG | _5 [1:0] | |
| 10 | | | DSBL5_ REG | | DSBL4_ REG | DSBL3_ REG | DSBL2_ REG | DSBL1_ REG | |
| 11 | PD_ | | | | PD_CK4 | PD_CK3 | PD_CK2 | PD_CK1 | |
| 19 | FOS_EN | FOS_TI | HR [1:0] | VALTIN | IME [1:0] LOCKT [2:0] | | | | |
| 20 | | | ALR- MOUT_PIN | CK3_BAD_ PIN | CK2_BAD_ PIN | CK1_BAD_ PIN | LOL_PIN | INT_PIN | |
| 21 | | | | CK4_ACT- V_PIN | CK3_ACT- V_PIN | CK2_ACT- V_PIN | CK1_ACT- V_PIN | CKSEL_PIN | |
| 22 | | | | | CK_ACTV_ POL | CK_BAD_ POL | LOL_POL | INT_POL | |
| 23 | | | | LOS4_MSK | LOS3_MSK | LOS2_MSK | LOS1_MSK | LOSX_MSK | |
| 24 | | | | FOS4_MSK | FOS3_MSK | FOS2_MSK | FOS1_MSK | LOL_MSK | |
| 25 | | N1_HS [2:0] | | | | NC1_LS | S [19:16] | | |
| 26 | | | | NC1_L | S [15:8] | | | | |
| 27 | | | | | .S [7:0] | | | | |
| 28 | | | | | | NC2_LS | S [19:16] | | |
| 29 | | | | NC2_L | S [15:8] | | | | |
| 30 | | | | NC2_L | .S [7:0] | | | | |
| 31 | | | | | | NC3_LS | 6 [19:16] | | |



Si5369

| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
|----------|----|-------------------|----|--------------|----------|----------|---------------|----------|--|--|--|--|
| 32 | | | | NC3_L | S [15:8] | | | | | | | |
| 33 | | | | NC3_L | S [7:0] | | | | | | | |
| 34 | | NC4_LS [19:16] | | | | | | | | | | |
| 35 | | NC4_LS [15:8] | | | | | | | | | | |
| 36 | | | | NC4_L | .S [7:0] | | | | | | | |
| 37 | | | | | | NC5_LS | 6 [19:16] | | | | | |
| 38 | | | | NC5_L | | | | | | | | |
| 39 | | | | NC5_L | .S [7:0] | | | | | | | |
| 40 | | N2_HS [2:0] | | | | N2_LS | [19:16] | | | | | |
| 41 | | | | N2_LS | 6 [15:8] | | | | | | | |
| 42 | | | | N2_L | S [7:0] | | | | | | | |
| 43 | | | | | | | N31_[18:16] | | | | | |
| 44 | | | | N31_ | [15:8] | | | | | | | |
| 45 | | | | N31_ | [7:0] | | | | | | | |
| 46 | | | | | | | N32_[18:16] | | | | | |
| 47 | | 1 | | N31_ | [15:8] | | | | | | | |
| 48 | | | | N32_ | [7:0] | | | | | | | |
| 49 | | | | | | | N33_[18:16] | | | | | |
| 50 | | | | N33_ | [15:8] | | | | | | | |
| 51 | | | | N33_ | [7:0] | | | | | | | |
| 52 | | | | | | | N34_[18:16] | | | | | |
| 53 | | | | N34 | [15:8] | | | | | | | |
| 54 | | | | | _[7:0] | | | | | | | |
| 55 | | | C | LKIN2RATE_[2 | | C | LKIN1RATE[2: | 01 | | | | |
| 56 | | | | LKIN4RATE_[2 | - | | LKIN3RATE[2: | | | | | |
| 128 | | | 0 | | CK4_ACT- | CK3_ACT- | - CK2_ACT- | CK1_ACT- | | | | |
| 100 | | | | | V_REG | V_REG | V_REG | V_REG | | | | |
| 129 | | | | LOS4_INT | LOS3_INT | LOS2_INT | LOS1_INT | LOSX_INT | | | | |
| 130 | | DIGHOLD- VALID | | FOS4_INT | FOS3_INT | FOS2_INT | FOS1_INT | LOL_INT | | | | |
| 131 | | | | LOS4_FLG | LOS3_FLG | LOS2_FLG | LOS1_FLG | LOSX_FLG | | | | |



| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
|----------|-------------------|------------------------|------------------|------------------|------------------|------------------|------------------|------------------|--|--|--|
| 132 | | | FOS4_FLG | FOS3_FLG | FOS2_FLG | FOS1_FLG | LOL_FLG | | | | |
| 134 | PARTNUM_RO [11:4] | | | | | | | | | | |
| 135 | | PARTNUN | /_RO [3:0] | | | REVID_ | RO [3:0] | | | | |
| 136 | RST_REG | ICAL | | | | | | | | | |
| 137 | | | | | | | | FASTLOCK | | | |
| 138 | | | | | LOS4_EN [1:1] | LOS3_EN [1:1] | LOS2_EN [1:1] | LOS1_EN [1:1] | | | |
| 139 | LOS4_EN [0:0] | LOS3_EN [0:0] | LOS2_EN [0:0] | LOS1_EN [0:0] | FOS4_EN | FOS3_EN | FOS2_EN | FOS1_EN | | | |
| 140 | | | | INDEPENDEN | ITSKEW1 [7:0] | | | | | | |
| 141 | | | | INDEPENDEN | ITSKEW2 [7:0] | | | | | | |
| 142 | | INDEPENDENTSKEW3 [7:0] | | | | | | | | | |
| 143 | | INDEPENDENTSKEW4 [7:0] | | | | | | | | | |
| 144 | | | | INDEPENDEN | ITSKEW5 [7:0] | | | | | | |



5. Register Descriptions

Register 0.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----------|-----------------|----|----|----|------------|----|
| Name | | FREE_RUN | CKOUT_ALWAYS_ON | | | | BYPASS_REG | |
| Туре | R | R/W | R/W | R | R | R | R/W | R |

Reset value = 0001 0100

| Bit | Name | Function |
|-----|-----------------|--|
| 7 | Reserved | |
| 6 | FREE_RUN | Free Run. Internal to the device, route XA/XB to CKIN2. This allows the device to lock to its external reference. 0: Disable Free Run 1: Enable |
| 5 | CKOUT_ALWAYS_ON | CKOUT Always On. This will bypass the SQ_ICAL function. Output will be available even if SQ_ICAL is on and ICAL is not complete or successful. See Table 8. O: Squelch output until part is calibrated (ICAL). 1: Provide an output. Note: The frequency may be significantly off until the part is calibrated. |
| 4:2 | Reserved | |
| 1 | BYPASS_REG | Bypass Register. This bit enables or disables the PLL bypass mode. Use is only valid when the part is in digital hold or before the first ICAL. 0: Normal operation 1: Bypass mode. Selected input clock is connected to CKOUT buffers, bypass- ing PLL. |
| 0 | Reserved | |



Register 1.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----------------|----|-----------------|----|-----------------|----|-----------------|----|
| Name | CK_PRIOR4 [1:0] | | CK_PRIOR3 [1:0] | | CK_PRIOR2 [1:0] | | CK_PRIOR1 [1:0] | |
| Туре | R/W | | R/W | | R/W | | R/W | |

Reset value = 1110 0100

| Bit | Name | Function |
|-----|-----------------|---|
| 7:6 | CK_PRIOR4 [1:0] | CK_PRIOR 4. Selects which of the input clocks will be 4th priority in the autoselection state machine. 00: CKIN1 is 4th priority. 01: CKIN2 is 4th priority. 10: CKIN3 is 4th priority. 11: CKIN4 is 4th priority. |
| 5:4 | CK_PRIOR3 [1:0] | CK_PRIOR 3. Selects which of the input clocks will be 3rd priority in the autoselection state machine. 00: CKIN1 is 3rd priority. 01: CKIN2 is 3rd priority. 10: CKIN3 is 3rd priority. 11: CKIN4 is 3rd priority. |
| 3:2 | CK_PRIOR2 [1:0] | CK_PRIOR 2. Selects which of the input clocks will be 2nd priority in the autoselection state machine. 00: CKIN1 is 2nd priority. 01: CKIN2 is 2nd priority. 10: CKIN3 is 2nd priority. 11: CKIN4 is 2nd priority. |
| 1:0 | CK_PRIOR1 [1:0] | CK_PRIOR 1. Selects which of the input clocks will be 1st priority in the autoselection state machine. 00: CKIN1 is 1st priority. 01: CKIN2 is 1st priority. 10: CKIN3 is 1st priority. 11: CKIN4 is 1st priority. |



Register 2.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|---------|-----------|----|----|----|----|----|
| Name | | BWSEL_I | REG [3:0] | | | | | |
| Туре | | R/W | | | | R | R | R |

Reset value = 0100 0010

| Bit | Name | Function |
|-----|-----------------|---|
| 7:4 | BWSEL_REG [3:0] | BWSEL_REG. Selects nominal f3dB bandwidth for PLL. See the DSPLLsim for settings. After BWSEL_REG is written with a new value, an ICAL is required for the change to take effect. |
| 3:0 | Reserved | |

Register 3.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----------------|----|-------|---------|----|----|----|----|
| Name | CKSEL_REG [1:0] | | DHOLD | SQ_ICAL | | | | |
| Туре | R/W | | R/W | R/W | R | R | R | R |

Reset value = 0000 0101

| Bit | Name | Function |
|-----|-----------------|---|
| 7:6 | CKSEL_REG [1:0] | CKSEL_REG. If the device is operating in manual register-based clock selection mode (AUTOSEL_REG = 00), and CKSEL_PIN = 0, then these bits select which input clock will be the active input clock. If CKSEL_PIN = 1, the CKSEL[1:0] input pins continue to control clock selection and CKSEL_REG is of no consequence. 00: CKIN_1 selected. 01: CKIN_2 selected. 10: CKIN_3 selected. 11: CKIN_4 selected. |
| 5 | DHOLD | DHOLD. Forces the part into digital hold. This bit overrides all other manual and automatic clock selection controls. 0: Normal operation. 1: Force digital hold mode. Overrides all other settings and ignores the quality of all of the input clocks. |
| 4 | SQ_ICAL | SQ_ICAL. This bit determines if the output clocks will remain enabled or be squelched (disabled) during an internal calibration. See Table 8. 0: Output clocks enabled during ICAL. 1: Output clocks disabled during ICAL. |
| 3:0 | Reserved | |



Register 4.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------|------------|----|----------------|----|-----|----|----|
| Name | AUTOSEL | _REG [1:0] | | HIST_DEL [4:0] | | | | |
| Туре | R/W | | R | | | R/W | | |

Reset value = 0001 0010

| Bit | Name | Function |
|-----|-------------------|---|
| 7:6 | AUTOSEL_REG [1:0] | AUTOSEL_REG [1:0]. Selects method of input clock selection to be used. 00: Manual (either register or pin controlled. See CKSEL_PIN). 01: Automatic Non-Revertive 10: Automatic Revertive 11: Reserved |
| 5 | Decerved | |
| 5 | Reserved | |
| 4:0 | HIST_DEL [4:0] | HIST_DEL [4:0]. Selects amount of delay to be used in generating the history information MHIST, the value of M used during Digital Hold. |



Register 5.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|------|---------|-----|------------|------|------------------|-----|------|
| Name | ICMO | S [1:0] | SF | OUT2_REG [| 2:0] | SFOUT1_REG [2:0] | | 2:0] |
| Туре | R/W | | R/W | | | | R/W | |

Reset value = 1110 1101

| Bit | Name | Function |
|-----|------------------|--|
| 7:6 | ICMOS [1:0] | ICMOS [1:0]. |
| | | When the output buffer is set to CMOS mode, these bits determine the output buf- |
| | | fer drive strength. The first number below refers to 3.3 V operation; the second to |
| | | 1.8 V operation. These values assume CKOUT+ is tied to CKOUT |
| | | 00: 8 mA/2 mA |
| | | 01: 16 mA/4 mA |
| | | 10: 24 mA/6 mA |
| | | 11: 32 mA (3.3 V operation)/8mA (1.8 V operation) |
| 5:3 | SFOUT2_REG [2:0] | SFOUT2_REG [2:0] |
| | | Controls output signal format and disable for CKOUT2 output buffer. The LVPECL |
| | | and CMOS output formats draw more current than either LVDS or CML; however, |
| | | there are restrictions in the allowed output format pin settings so that the maximum |
| | | power dissipation for the TQFP devices is limited when they are operated at 3.3 V. |
| | | When there are four enabled LVPECL or CMOS outputs, the fifth output must be |
| | | disabled. When there are five enabled outputs, there can be no more than three |
| | | outputs that are either LVPECL or CMOS. |
| | | 000: Reserved |
| | | 001: Disable |
| | | 010: CMOS |
| | | 011: Low swing LVDS |
| | | 100: Reserved |
| | | 101: LVPECL |
| | | 110: CML |
| | | 111: LVDS |
| 2:0 | SFOUT1_REG [2:0] | SFOUT1_REG [2:0] |
| | | Controls output signal format and disable for CKOUT1 output buffer. The LVPECL |
| | | and CMOS output formats draw more current than either LVDS or CML; however, |
| | | there are restrictions in the allowed output format pin settings so that the maximum |
| | | power dissipation for the TQFP devices is limited when they are operated at 3.3 V. |
| | | When there are four enabled LVPECL or CMOS outputs, the fifth output must be |
| | | disabled. When there are five enabled outputs, there can be no more than three |
| | | outputs that are either LVPECL or CMOS. |
| | | 000: Reserved |
| | | 001: Disable |
| | | 010: CMOS |
| | | 011: Low swing LVDS |
| | | 100: Reserved |
| | | 101: LVPECL |
| | | 110: CML |
| | | 111: LVDS |



Register 6.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|-----|------------|------|----|------------|------|
| Name | | | SF | OUT4_REG [| 2:0] | SF | OUT3_REG [| 2:0] |
| Туре | R | R | R/W | | | | R/W | |

Reset value = 0010 1100

| Bit | Name | Function |
|-----|------------------|---|
| 7:6 | Reserved | |
| 5:3 | SFOUT4_REG [2:0] | SFOUT4_REG [2:0]. Controls output signal format and disable for CKOUT4 output buffer. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maxi- mum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS |
| 2:0 | SFOUT3_REG [2:0] | SFOUT3_REG [2:0]. Controls output signal format and disable for CKOUT3 output buffer. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maxi- mum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS |



Register 7.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|------------------|----|----|----|------------|------|
| Name | | | SFOUT5_REG [2:0] | | | FC | SREFSEL [2 | 2:0] |
| Туре | R | R | R/W | | | | R/W | |

Reset value = 0010 1010

| Bit | Name | Function |
|-----|------------------|--|
| 7:6 | Reserved. | |
| 5:3 | SFOUT5_REG [2:0] | SFOUT5_REG [2:0] Controls output signal format and disable for CKOUT5 output buffer. The LVPECL and CMOS output formats draw more current than either LVDS or CML; however, there are restrictions in the allowed output format pin settings so that the maximum power dissipation for the TQFP devices is limited when they are operated at 3.3 V. When there are four enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are five enabled outputs, there can be no more than three outputs that are either LVPECL or CMOS. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS |
| 2:0 | FOSREFSEL [2:0] | FOSREFSEL [2:0]. Selects which input clock is used as the reference frequency for Frequency Off- Set (FOS) alarms. 000: XA/XB (External reference) 001: CKIN1 010: CKIN2 011: CKIN3 100: CKIN4 101: Reserved 110: Reserved 111: Reserved |



Register 8.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-------------|----|-------------|----|-------------|----|------|---------|
| Name | HLOG_4[1:0] | | HLOG_3[1:0] | | HLOG_2[1:0] | | HLOG | _1[1:0] |
| Туре | R/W | | R/W | | R/W | | R/ | W |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|--------------|--|
| 7:6 | HLOG_4 [1:0] | HLOG_4 [1:0]. 00: Normal operation 01: Holds CKOUT4 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT4 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved |
| 5:4 | HLOG_3 [1:0] | HLOG_3 [1:0]. 00: Normal operation 01: Holds CKOUT3 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT3 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved. |
| 3:2 | HLOG_2 [1:0] | HLOG_2 [1:0]. 00: Normal operation 01: Holds CKOUT2 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT2 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved. |
| 1:0 | HLOG_1 [1:0] | HLOG_1 [1:0]. 00: Normal operation 01: Holds CKOUT1 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT1 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved |



Register 9.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----------------|----|----|----|----|----|-------|----------|
| Name | HIST_AVG [4:0] | | | | | | HLOG_ | _5 [1:0] |
| Туре | R/W | | | | | R | R/ | W |

Reset value = 1100 0000

| Bit | Name | Function |
|-----|----------------|---|
| 7:3 | HIST_AVG [4:0] | HIST_AVG [4:0]. Selects amount of averaging time to be used in generating MHIST, the value of M used during digital hold. See Family Reference Manual for settings. |
| 2 | Reserved | |
| 1:0 | HLOG_5 [1:0] | HLOG_5 [1:0]. 00: Normal Operation 01: Holds CKOUT5 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT5 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved |



Register 10.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|-----------|----------|-----------|-----------|-----------|-----------|
| Name | | | DSBL5_REG | Reserved | DSBL4_REG | DSBL3_REG | DSBL2_REG | DSBL1_REG |
| Туре | R | R | R/W | R | R/W | R/W | R | R |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|-----------|---|
| 7:6 | Reserved | |
| 5 | DSBL5_REG | DSBL5_REG. This bit controls the powerdown and disable of the CKOUT5 output buffer. If disable mode is selected, the NC5_LS output divider is also powered down. 0: CKOUT5 enabled. 1: CKOUT5 disabled. |
| 4 | Reserved | |
| 3 | DSBL4_REG | DSBL4_REG. This bit controls the powerdown and disable of the CKOUT4 output buffer. If disable mode is selected, the NC4 output divider is also powered down. 0'b=CKOUT4 enabled 1'b=CKOUT4 disabled |
| 2 | DSBL3_REG | DSBL3_REG. This bit controls the powerdown and disable of the CKOUT3 output buffer. If disable mode is selected, the NC3 output divider is also powered down. 0: CKOUT3 enabled 1: CKOUT3 disabled |
| 1 | DSBL2_REG | DSBL2_REG. This bit controls the powerdown and disable of the CKOUT2 output buffer. If disable mode is selected, the NC2 output divider is also powered down. 0: CKOUT2 enabled 1: CKOUT2 disabled |
| 0 | DSBL1_REG | DSBL1_REG. This bit controls the powerdown and disable of the CKOUT1 output buffer. If disable mode is selected, the NC1 output divider is also powered down. 0: CKOUT1 enabled 1: CKOUT1 disabled |



Register 11.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|--------|--------|--------|--------|
| Name | | | | | PD_CK4 | PD_CK3 | PD_CK2 | PD_CK1 |
| Туре | R | R | R | R | R/W | R/W | R/W | R/W |

Reset value = 0100 0000

| Bit | Name | Function |
|-----|----------|---|
| 7:4 | Reserved | |
| 3 | PD_CK4 | PD_CK4.This bit controls the powerdown of the CKIN4 input buffer.0: CKIN4 enabled1: CKIN4 disabled |
| 2 | PD_CK3 | PD_CK3. This bit controls the powerdown of the CKIN3 input buffer. 0: CKIN3 enabled 1: CKIN3 disabled |
| 1 | PD_CK2 | PD_CK2. This bit controls the powerdown of the CKIN2 input buffer. 0: CKIN2 enabled 1: CKIN2 disabled |
| 0 | PD_CK1 | PD_CK1. This bit controls the powerdown of the CKIN1 input buffer. 0: CKIN1 enabled 1: CKIN1 disabled |



Register 19.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|--------|---------------|----|---------------|-----|-------------|-----|----|--|
| Name | FOS_EN | FOS_THR [1:0] | | VALTIME [1:0] | | LOCKT [2:0] | | | |
| Туре | R/W | R/W | | R/ | R/W | | R/W | | |

Reset value = 0010 1100

| Bit | Name | Function |
|-----|---------------|---|
| 7 | FOS_EN | FOS_EN. Frequency offset enable globally disables FOS. See the individual FOS enables (FOS- x_EN, register 139). 00: FOS disable 01: FOS enabled by FOSx_EN |
| 6:5 | FOS_THR [1:0] | FOS_THR [1:0]. Frequency Offset at which FOS is declared: 00: ± 11 to 12 ppm Stratum 3/3E compliant, with a Stratum 3/3E used for REFCLK. 01: ± 48 to 49 ppm (SMC). 10: ± 30 ppm SONET Minimum Clock (SMC), with a Stratum 3/3E used for REFCLK. 11: ± 200 ppm |
| 4:3 | VALTIME [1:0] | VALTIME [1:0]. Sets amount of time for input clock to be valid before the associated alarm is removed. 00: 2 ms 01: 100 ms 10: 200 ms 11: 13 s |
| 2:0 | LOCKT [2:0] | LOCKT [2:0]. Sets retrigger interval for one shot monitoring phase detector output. One shot is trig- gered by phase slip in DSPLL. Refer to the Family Reference Manual for more details. 000: 106 ms 001: 53 ms 010: 26.5 ms 011: 13.3 ms 100: 6.6 ms 101: 3.3 ms 110: 1.66 ms 111: 833 μs |



Register 20.

| Bit | D7 D6 | | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------|--|-------------|-------------|-------------|-------------|---------|---------|
| Name | | | ALRMOUT_PIN | CK3_BAD_PIN | CK2_BAD_PIN | CK1_BAD_PIN | LOL_PIN | INT_PIN |
| Туре | R R R/W | | R/W | R/W | R/W | R/W | R/W | |

Reset value = 0011 1100

| Bit | Name | Function |
|-----|-------------|---|
| 7:6 | Reserved | |
| 5 | ALRMOUT_PIN | ALRMOUT_PIN. The ALRMOUT status can be reflected on the ALRMOUT output pin. The request to reflect the interrupt status on this pin (INT_PIN=1) overrides the ALRMOUT_PIN request. 0: ALRMOUT not reflected on output pin. Output pin disabled if INT_PIN=0. 1: ALRMOUT reflected to output pin if INT_PIN=0. If INT_PIN=1, interrupt status appears on the output pin and ALRMOUT is not available on an output pin. |
| 4 | CK3_BAD_PIN | CK3_BAD_PIN. The CK3_BAD status can be reflected on the C3B output pin. 0: C3B output pin tristated 1: C3B status reflected to output pin |
| 3 | CK2_BAD_PIN | CK2_BAD_PIN. The CK2_BAD status can be reflected on the C2B output pin. 0: C2B output pin tristated 1: C2B status reflected to output pin |
| 2 | CK1_BAD_PIN | CK1_BAD_PIN. The CK1_BAD status can be reflected on the C1B output pin. 0: C1B output pin tristated 1: C1B status reflected to output pin |
| 1 | LOL_PIN | LOL_PIN. The LOL_INT status bit can be reflected on the LOL output pin. 0: LOL output pin tristated 1: LOL_INT status reflected to output pin |
| 0 | INT_PIN | INT_PIN. Reflects the interrupt status on the INT output pin. 0: Interrupt status not displayed on INT output pin. If ALRMOUT_PIN = 0, output pin is tristated. 1: Interrupt status reflected to output pin. ALRMOUT_PIN ignored. |



Register 21.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|----|----|--------------|--------------|--------------|--------------|------------|--|
| Name | | | | CK4_ACTV_PIN | CK3_ACTV_PIN | CK2_ACTV_PIN | CK1_ACTV_PIN | CKSEL_ PIN | |
| Туре | R | R | R | R/W | R/W | R/W | R/W | R/W | |

Reset value = 1111 1111

| Bit | Name | Function |
|-----|--------------|--|
| 7:5 | Reserved | |
| 4 | CK4_ACTV_PIN | CK4_ACTV_PIN. If the CKSEL[1]/CK4_ACTV pin is functioning as the CK4_ACTV output (see CKSEL[1]/CK4_ACTV pin description on CK4_ACTV), the CK4_ACTV_REG sta- tus bit can be reflected to the CK4_ACTV output pin using the CK4_ACTV_PIN enable function. 0: CK4_ACTV output pin tristated 1: CK4_ACTV status reflected to output pin. |
| 3 | CK3_ACTV_PIN | CK3_ACTV_PIN. If the CKSEL[0]/CK3_ACTV pin is functioning as the CK3_ACTV output (see CKSEL[0]/CK3_ACTV pin description on CK3_ACTV), the CK3_ACTV_REG sta- tus bit can be reflected to the CK3_ACTV output pin using the CK3_ACTV_PIN enable function. 0: CK3_ACTV output pin tristated. 1: CK3_ACTV status reflected to output pin. |
| 2 | CK2_ACTV_PIN | CK2_ACTV_PIN. The CK2_ACTV_REG status bit can be reflected to the CK2_ACTV output pin using the CK2_ACTV_PIN enable function. 0: CK2_ACTV output pin tristated. 1: CK2_ACTV status reflected to output pin. |
| 1 | CK1_ACTV_PIN | CK1_ACTV_PIN. The CK1_ACTV_REG status bit can be reflected to the CK1_ACTV output pin using the CK1_ACTV_PIN enable function. 0: CK1_ACTV output pin tristated. 1: CK1_ACTV status reflected to output pin. |
| 0 | CKSEL_PIN | CKSEL_PIN. If manual clock selection is being used, clock selection can be controlled via the CKSEL_REG[1:0] register bits or the CKSEL[1:0] input pins. The CKx_ACTV_PIN bits in this register are of consequence only when CKSEL_PIN is 1. 0: CKSEL pins ignored. CKSEL_REG[1:0] register bits control clock selection. 1: CKSEL[1:0] input pins controls clock selection. |



Register 22.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|-------------|------------|---------|---------|
| Name | | | | | CK_ACTV_POL | CK_BAD_POL | LOL_POL | INT_POL |
| Туре | R | R | R | R | R/W | R/W | R/W | R/W |

Reset value = 1101 1111

| Bit | Name | Function |
|-----|-------------|--|
| 7:4 | Reserved | |
| 3 | CK_ACTV_POL | CK_ACTV_POL. Sets the active polarity for the CK1_ACTV, CK2_ACTV, CK3_ACTV, and CK4_ACTV signals when reflected on an output pin. 0: Active low 1: Active high |
| 2 | CK_BAD_ POL | CK_BAD_POL. Sets the active polarity for the C1B, C2B, C3B, and ALRMOUT signals when reflected on output pins. 0: Active low 1: Active high |
| 1 | LOL_POL | LOL_POL. Sets the active polarity for the LOL status when reflected on an output pin. 0: Active low 1: Active high |
| 0 | INT_POL | INT_POL. Sets the active polarity for the interrupt status when reflected on the INT_ALM output pin. 0: Active low 1: Active high |



Register 23.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----------|----------|----------|----------|----------|
| Name | | | | LOS4_MSK | LOS3_MSK | LOS2_MSK | LOS1_MSK | LOSX_MSK |
| Туре | R | R | R | R/W | R/W | R/W | R/W | R/W |

| Bit | Name | Function |
|-----|----------|--|
| 7:5 | Reserved | |
| 4 | LOS4_MSK | LOS4_MSK. Determines if a LOS on CKIN4 (LOS4_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS4_FLG register. 0: LOS4 alarm triggers active interrupt on INT output (if INT_PIN=1). 1: LOS4_FLG ignored in generating interrupt output. |
| 3 | LOS3_MSK | LOS3_MSK. Determines if a LOS on CKIN3 (LOS3_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS3_FLG register. 0: LOS3 alarm triggers active interrupt on INT output (if INT_PIN=1). 1: LOS3_FLG ignored in generating interrupt output. |
| 2 | LOS2_MSK | LOS2_MSK. Determines if a LOS on CKIN2 (LOS2_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS2_FLG register. 0: LOS2 alarm triggers active interrupt on INT output (if INT_PIN=1). 1: LOS2_FLG ignored in generating interrupt output. |
| 1 | LOS1_MSK | LOS1_MSK. Determines if a LOS on CKIN1 (LOS1_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS1_FLG register. 0: LOS1 alarm triggers active interrupt on INT output (if INT_PIN=1). 1: LOS1_FLG ignored in generating interrupt output. |
| 0 | LOSX_MSK | LOSX_MSK. Determines if a LOS on XA/XB(LOSX_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOSX_FLG register. 0: LOSX alarm triggers active interrupt on INT output (if INT_PIN=1). 1: LOSX_FLG ignored in generating interrupt output. |



Register 24.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----------|----------|----------|----------|---------|
| Name | | | | FOS4_MSK | FOS3_MSK | FOS2_MSK | FOS1_MSK | LOL_MSK |
| Туре | R | R | R | R/W | R/W | R/W | R/W | R/W |

Reset value = 0011 1111

| Bit | Name | Function |
|-----|----------|---|
| 7:5 | Reserved | |
| 4 | FOS4_MSK | FOS4_MSK. Determines if the FOS4_FLG is used to in the generation of an interrupt. Writes to this register do not change the value held in the FOS4_FLG register. 0: FOS4 alarm triggers active interrupt on INToutput (if INT_PIN = 1). 1: FOS4_FLG ignored in generating interrupt output. |
| 3 | FOS3_MSK | FOS3_MSK. Determines if the FOS3_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the FOS3_FLG register. 0: FOS3 alarm triggers active interrupt on INT output (if INT_PIN = 1). 1: FOS3_FLG ignored in generating interrupt output. |
| 2 | FOS2_MSK | FOS2_MSK. Determines if the FOS2_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the FOS2_FLG register. 0: FOS2 alarm triggers active interrupt on INT output (if INT_PIN = 1). 1: FOS2_FLG ignored in generating interrupt output. |
| 1 | FOS1_MSK | FOS1_MSK. Determines if the FOS1_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the FOS1_FLG register. 0: FOS1 alarm triggers active interrupt on INT output (if INT_PIN = 1). 1: FOS1_FLG ignored in generating interrupt output. |
| 0 | LOL_MSK | LOL_MSK. Determines if the LOL_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the LOL_FLG register. 0: LOL alarm triggers active interrupt on INT output (if INT_PIN = 1). 1: LOL_FLG ignored in generating interrupt output. |



Register 25.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----|-------------|----|----|----------------|----|----|----|
| Name | | N1_HS [2:0] | | | NC1_LS [19:16] | | | |
| Туре | R/W | | | R | | R/ | W | |

Reset value = 0010 0000

| Bit | Name | Function |
|-----|----------------|--|
| 7:5 | N1_HS [2:0] | N1_HS [2:0]. Sets value for N1 high speed divider which drives NCn_LS (n = 1 to 4) low-speed divider. 000: N1 = 4 Note: Changing the coarse skew via the INC pin is disabled for this value. 001: N1 = 5 010: N1 = 6 011: N1 = 7 100: N1 = 8 101: N1 = 9 110: N1 = 10 111: N1 = 11 |
| 4 | Reserved | |
| 3:0 | NC1_LS [19:16] | NC1_LS [19:0]. Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. 00000000000000000000000000000000000 |

Register 26.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|---------------|----|----|----|----|----|----|--|
| Name | | NC1_LS [15:8] | | | | | | | |
| Туре | | | | R/ | W | | | | |

| Bit | Name | Function |
|-----|---------------|------------------|
| 7:0 | NC1_LS [15:8] | NC1_LS [15:8]. |
| | | See Register 25. |



Register 27.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|--------------|----|----|----|----|----|----|
| Name | | NC1_LS [7:0] | | | | | | |
| Туре | | | | R/ | W | | | |

Reset value = 0011 0001

| Bit | Name | Function |
|-----|------|-----------------------------------|
| 7:0 | | NC1_LS [7:0]. See Register 25. |

Register 28.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|--------|-----------|----|
| Name | | | | | | NC2_LS | 6 [19:16] | |
| Туре | R | R | R | R | | R/ | W | |

| Bit | Name | Function |
|-----|---------------|---|
| 7:4 | Reserved | |
| 3:0 | NC1_LS [19:0] | NC2_LS [19:16]. Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. 00000000000000000000000000000000000 |
| | | 1111111111111111111 = 2 ²⁰ Valid divider values = [1, 2, 4, 6,, 2 ²⁰] |



Register 29.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|---------------|----|----|----|----|----|----|
| Name | | NC2_LS [15:8] | | | | | | |
| Туре | | R/W | | | | | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|---------------|------------------|
| 7:0 | NC2_LS [15:8] | NC2_LS [15:8]. |
| | | See Register 28. |

Register 30.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|--------------|----|----|----|----|----|----|--|
| Name | | NC2_LS [7:0] | | | | | | | |
| Туре | | | | R/ | W | | | | |

Reset value = 0011 0001

| Bit | Name | Function |
|-----|------|-----------------------------------|
| 7:0 | | NC2_LS [7:0]. See Register 28. |



Register 31.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|--------|-----------|----|
| Name | | | | | | NC3_LS | S [19:16] | |
| Туре | R | R | R | R | | R/ | /W | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|---------------|--|
| 7:4 | Reserved | |
| 3:0 | NC3_LS [19:0] | NC3_LS [19:0. Sets value for NC3 low-speed divider, which drives CKOUT3 output. Must be 0 or odd. 00000000000000000000000000000000000 |

Register 32.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|---------------|-----|----|----|----|----|----|----|--|
| Name | NC3_LS [15:8] | | | | | | | | |
| Туре | | R/W | | | | | | | |

| Bit | Name | Function |
|-----|------|------------------------------------|
| 7:0 | | NC3_LS [15:8]. See Register 31. |



Register 33.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|--------------|----|----|----|----|----|----|--|
| Name | | NC3_LS [7:0] | | | | | | | |
| Туре | | R/W | | | | | | | |

Reset value = 0011 0001

| Bit | Name | Function |
|-----|--------------|------------------|
| 7:0 | NC3_LS [7:0] | NC3_LS [7:0]. |
| | | See Register 31. |

Register 34.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----------------|----|----|----|
| Name | | | | | NC4_LS [19:16] | | | |
| Туре | R | R | R | R | | R/ | W | |

| Bit | Name | Function |
|-----|---------------|---|
| 7:4 | Reserved | |
| 3:0 | NC4_LS [19:0] | NC4_LS [19:0]. Sets value for NC4 low-speed divider, which drives CKOUT4 output. Must be 0 or odd. 00000000000000000000000000000000000 |



Register 35.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|---------------|----|----|----|----|----|----|--|
| Name | | NC4_LS [15:8] | | | | | | | |
| Туре | | R/W | | | | | | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|------|------------------------------------|
| 7:0 | | NC4_LS [15:8]. See Register 34. |

Register 36.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|--------------|----|----|----|----|----|----|--|
| Name | | NC4_LS [7:0] | | | | | | | |
| Туре | | R/W | | | | | | | |

Reset value = 0011 0001

| Bit | Name | Function |
|-----|------|-----------------------------------|
| 7:0 | | NC4_LS [7:0]. See Register 34. |



Register 37.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----------------|----|----|----|
| Name | | | | | NC5_LS [19:16] | | | |
| Туре | R | R | R | R | R/W | | | |

Reset value = 0000 0000

| Name | Function |
|---------------|---|
| Reserved | |
| NC5_LS [19:0] | NC5_LS [19:0]. Sets value for NC5 low-speed divider, which drives CKOUT5 output. Must be 0 or odd. When CK_CONFIG=0: 00000000000000000000000000000000000 |
| | Reserved |

Register 38.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|---------------|----|----|----|----|----|----|--|
| Name | | NC5_LS [15:8] | | | | | | | |
| Туре | | R/W | | | | | | | |

| Bit | Name | Function |
|-----|------|------------------------------------|
| 7:0 | | NC5_LS [15:8]. See Register 37. |



Register 39.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
|------|----|--------------|----|----|----|----|----|----|--|--|
| Name | | NC5_LS [7:0] | | | | | | | | |
| Туре | | R/W | | | | | | | | |

Reset value = 0011 0001

| Bit | Name | Function |
|-----|--------------|------------------|
| 7:0 | NC5_LS [7:0] | NC5_LS [7:0]. |
| | | See Register 37. |

Register 40.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-------------|-----|----|----|----|-------|---------|----|
| Name | N2_HS [2:0] | | | | | N2_LS | [19:16] | |
| Туре | | R/W | | | | R/ | /W | |

Reset value = 1100 0000

| Bit | Name | Function |
|-----|---------------|---|
| 7:5 | N2_HS [2:0] | N2_HS [2:0]. Sets value for N2 high speed divider which drives NCn_LS (n = 1 to 4) low-speed divider. 000:4 001:5 010:6 011:7 100:8 101:9 110:10 111:11. |
| 4 | Reserved | |
| 3:0 | N2_LS [19:16] | NC2_LS [19:0]. Sets value for N2 low-speed divider, which drives phase detector. 000000000000000000000000000000000000 |



Register 41.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|--------------|----|----|----|----|----|----|--|
| Name | | N2_LS [15:8] | | | | | | | |
| Туре | | R/W | | | | | | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|--------------|------------------|
| 7:0 | N2_LS [15:8] | N2_LS [15:8]. |
| | | See Register 40. |

Register 42.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|-------------|----|----|----|----|----|----|--|
| Name | | N2_LS [7:0] | | | | | | | |
| Туре | | R/W | | | | | | | |

Reset value = 1111 1001

| Bit | Name | Function |
|-----|------|---|
| 7:0 | | N2_LS [7:0]. See Register 40. |

Register 43.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|-------------|----|----|
| Name | | | | | | N31 [18:16] | | |
| Туре | R | R | R | R | R | R/W | | |

| Bit | Name | Function |
|-----|------------|--|
| 7:3 | Reserved | |
| 2:0 | N31 [18:0] | N31 [18:0]. Sets value for input divider for CKIN1. 000000000000000000 = 1 000000000000000000000000000000000000 |



Register 44.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|------------|-----|----|----|----|----|----|----|
| Name | N31 [15:8] | | | | | | | |
| Туре | | R/W | | | | | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|------------|------------------|
| 7:0 | N31 [15:8] | N31 [15:8]. |
| | | See Register 43. |

Register 45.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|-----------|----|----|----|----|----|----|--|
| Name | | N31 [7:0] | | | | | | | |
| Туре | | R/W | | | | | | | |

| Bit | Name | Function |
|-----|-----------|--------------------------------|
| 7:0 | N31 [7:0] | N31 [7:0]. See Register 43. |



Register 46.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|-------------|----|----|
| Name | | | | | | N32_[18:16] | | |
| Туре | R | R | R | R | R | R/W | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|------------|---|
| 7:3 | Reserved | |
| 2:0 | N32_[18:0] | N32_[18:0]. Sets value for input divider for CKIN2. 000000000000000000 = 1 000000000000000000000000000000000000 |

Register 47.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|------------|----|----|----|----|----|----|--|
| Name | | N32_[15:8] | | | | | | | |
| Туре | | R/W | | | | | | | |

| t Name | Bit |
|--------------|-----|
| | 7:0 |
| 0 N32_[15:8] | 7:0 |



Register 48.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----------|----|----|----|----|----|----|----|
| Name | N32_[7:0] | | | | | | | |
| Туре | | | | R/ | W | | | |

Reset value = 0000 1001

| Bit | Name | Function |
|-----|------|---------------------------------------|
| 7:0 | | N32_[7:0]. See Register 46. |

Register 49.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|------------|----|----|
| Name | | | | | | N33_[18:0] | | |
| Туре | R | R | R | R | R | R/W | | |

| Bit | Name | Function |
|------|------------|---|
| 18:0 | N33_[18:0] | N33_[18:0]. Sets value for input divider for CKIN3. 000000000000000000 = 1 000000000000000000000000000000000000 |



Register 50.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|------------|----|----|----|----|----|----|
| Name | | N33_[15:8] | | | | | | |
| Туре | | R/W | | | | | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|------------|------------------|
| 7:0 | N33_[15:8] | N33_[15:8]. |
| | | See Register 49. |

Register 51.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|-----------|----|----|----|----|----|----|
| Name | | N33_[7:0] | | | | | | |
| Туре | | R/W | | | | | | |

| Bit | Name | Function |
|-----|-----------|--------------------------------|
| 7:0 | N33_[7:0] | N33_[7:0]. See Register 49. |



Register 52.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|-------------|----|----|
| Name | | | | | | N34_[18:16] | | |
| Туре | R | R | R | R | R | R/W | | |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|------------|--|
| 7:3 | Reserved | |
| 2:0 | N34_[18:0] | N34_[18:0]. Sets value for input divider for CKIN4. 000000000000000000000000000000000000 |

Register 53.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
|------|----|------------|----|-----|----|----|----|----|--|--|
| Name | | N34_[15:8] | | | | | | | | |
| Туре | | | | R/W | | | | | | |

| Bit | Name | Function |
|-----|------------|------------------|
| 7:0 | N34_[15:8] | N34_[15:8]. |
| | | See Register 52. |



Register 54.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|-----------|----|----|----|----|----|----|--|
| Name | | N34_[7:0] | | | | | | | |
| Туре | | | | R/ | W | | | | |

Reset value = 0000 1001

| Bit | Name | Function |
|-----|------|------------------|
| 7:0 | | N34_[7:0]. |
| | | See Register 52. |

Register 55.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----------------------------------|---------|----|----|-----|----|
| Name | | | CLKIN2RATE_[2:0] CLKIN1RATE[2:0] | | | | :0] | |
| Туре | R | R | | R/W R/W | | | | |

| Bit | Name | Function |
|-----|------------------|---|
| 7:6 | Reserved | |
| 5:3 | CLKIN2RATE[2:0] | CLKIN2RATE[2:0]. |
| | | CKINn frequency selection for FOS alarm monitoring. |
| | | 000: 10–27 MHz |
| | | 001: 25–54 MHz |
| | | 002: 50–105 MHz |
| | | 003: 95–215 MHz |
| | | 004: 190–435 MHz |
| | | 005: 375–710 MHz |
| | | 006: Reserved |
| | | 007: Reserved |
| 2:0 | CLKIN1RATE [2:0] | CLKIN1RATE[2:0]. |
| | | CKINn frequency selection for FOS alarm monitoring. |
| | | 000: 10–27 MHz |
| | | 001: 25–54 MHz |
| | | 002: 50–105 MHz |
| | | 003: 95–215 MHz |
| | | 004: 190–435 MHz |
| | | 005: 375–710 MHz |
| | | 006: Reserved |
| | | 007: Reserved |



Register 56.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|------------------|----|----|----|------------|------|
| Name | | | CLKIN4RATE_[2:0] | | | CL | KIN3RATE[2 | ::0] |
| Туре | R | R | R/W | | | | R/W | |

| Bit | Name | Function |
|-----|------------------|--|
| 7:6 | Reserved | |
| 5:3 | CLKIN4RATE[2:0] | CLKIN4RATE[2:0]. CKINn frequency selection for FOS alarm monitoring. 000: 10–27 MHz 001: 25–54 MHz |
| | | 002: 50–105 MHz 003: 95–215 MHz 004: 190–435 MHz 005: 375–710 MHz 006: Reserved 007: Reserved |
| 2:0 | CLKIN3RATE [2:0] | CLKIN3RATE[2:0]. CKINn frequency selection for FOS alarm monitoring. 000: 10–27 MHz 001: 25–54 MHz 002: 50–105 MHz 003: 95–215 MHz 004: 190–435 MHz 005: 375–710 MHz 006: Reserved 007: Reserved |



Register 128.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|--------------|--------------|--------------|--------------|
| Name | | | | | CK4_ACTV_REG | CK3_ACTV_REG | CK2_ACTV_REG | CK1_ACTV_REG |
| Туре | R | R | R | R | R | R | R | R |

| Bit | Name | Function |
|-----|--------------|---|
| 7:4 | Reserved | |
| 3 | CK4_ACTV_REG | CK4_ACTV_REG. Indicates if CKIN4 is currently the active clock for the PLL input. 0: CKIN4 is not the active input clock. Either it is not selected or LOS4_INT is 1. 1: CKIN_4 is the active input clock. |
| 2 | CK3_ACTV_REG | CK3_ACTV_REG. Indicates if CKIN3 is currently the active clock for the PLL input. 0: CKIN3 is not the active input clock - either it is not selected or LOS3_INT is 1. 1: CKIN3 is the active input clock. |
| 1 | CK2_ACTV_REG | CK2_ACTV_REG. Indicates if CKIN2 is currently the active clock for the PLL input. 0: CKIN2 is not the active input clock. Either it is not selected or LOS2_INT is 1. 1: CKIN2 is the active input clock. |
| 0 | CK1_ACTV_REG | CK1_ACTV_REG. Indicates if CKIN1 is currently the active clock for the PLL input. 0: CKIN1 is not the active input clock. Either it is not selected or LOS1_INT is 1. 1: CKIN1 is the active input clock. |



Register 129.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----------|----------|----------|----------|----------|
| Name | | | | LOS4_INT | LOS3_INT | LOS2_INT | LOS1_INT | LOSX_INT |
| Туре | R | R | R | R | R | R | R | R |

| Bit | Name | Function |
|-----|----------|--|
| 7:5 | Reserved | |
| 4 | LOS4_INT | LOS4_INT. Indicates the LOS status on CKIN4. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN4 input. |
| 3 | LOS3_INT | LOS3_INT. Indicates the LOS status on CKIN3. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN3 input. |
| 2 | LOS2_INT | LOS2_INT. Indicates the LOS status on CKIN2. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN2 input. |
| 1 | LOS1_INT | LOS1_INT. Indicates the LOS status on CKIN1. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN1 input. |
| 0 | LOSX_INT | LOSX_INT. Indicates the LOS status of the external reference on the XA/XB pins. 0: Normal operation. 1: Internal loss-of-signal alarm on XA/XB reference clock input. |



Register 130.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|--------------|----|----------|----------|----------|----------|---------|
| Name | | DIGHOLDVALID | | FOS4_INT | FOS3_INT | FOS2_INT | FOS1_INT | LOL_INT |
| Туре | R | R | R | R | R | R | R | R |

| Bit | Name | Function |
|-----|--------------|--|
| 7 | Reserved | |
| 6 | DIGHOLDVALID | Digital Hold Valid. Indicates if the digital hold circuit has enough samples of a valid clock to meet digital hold specifications. 0: Indicates digital filter has not been filled. The digital hold output frequency (from the filter) is not valid. 1: Indicates digital hold filter has been filled. The digital hold output frequency is valid. |
| 5 | Reserved | |
| 4 | FOS4_INT | FOS4_INT. CKIN4 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN4 input. |
| 3 | FOS3_INT | FOS3_INT. CKIN3 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN3 input. |
| 2 | FOS2_INT | FOS2_INT. CKIN2 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN2 input. |
| 1 | FOS1_INT | FOS1_INT. CKIN1 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN1 input. |
| 0 | LOL_INT | LOL_INT. PLL Loss of Lock Status. 0: PLL locked. 1: PLL unlocked. |



Register 131.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----------|----------|----------|----------|----------|
| Name | | | | LOS4_FLG | LOS3_FLG | LOS2_FLG | LOS1_FLG | LOSX_FLG |
| Туре | R | R | R | R/W | R/W | R/W | R/W | R/W |

| Bit | Name | Function |
|-----|----------|--|
| 7:5 | Reserved | |
| 4 | LOS4_FLG | LOS4_FLG. CKIN4 Loss-of-Signal Flag. 0: Normal operation. 1: Held version of LOS4_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by LOS4_MSK bit. Flag cleared by writing location to 0. |
| 3 | LOS3_FLG | LOS3_FLG. CKIN3 Loss-of-Signal Flag. 0: Normal operation. 1: Held version of LOS3_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by LOS3_MSK bit. Flag cleared by writing location to 0. |
| 2 | LOS2_FLG | LOS2_FLG. CKIN2 Loss-of-Signal Flag. 0: Normal operation. 1: Held version of LOS2_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by LOS2_MSK bit. Flag cleared by writing location to 0. |
| 1 | LOS1_FLG | LOS1_FLG. CKIN1 Loss-of-Signal Flag. 0: Normal operation. 1: Held version of LOS1_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by LOS1_MSK bit. Flag cleared by writing location to 0. |
| 0 | LOSX_FLG | LOSX_FLG. External reference (signal on pins XA/XB) Loss-of-Signal Flag. 0: Normal operation. 1: Held version of LOSX_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by LOSX_MSK bit. Flag cleared by writing location to 0. |



Register 132.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----------|----------|----------|----------|---------|----|
| Name | | | FOS4_FLG | FOS3_FLG | FOS2_FLG | FOS1_FLG | LOL_FLG | |
| Туре | R | R | R/W | R/W | R/W | R/W | R/W | R |

| Bit | Name | Function |
|-----|----------|--|
| 7:6 | Reserved | |
| 5 | FOS4_FLG | FOS4_FLG. CLKIN_4 Frequency Offset Flag. 0: Normal operation. 1: Held version of FOS4_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by FOS4_MSK bit. Flag cleared by writing location to 0. |
| 4 | FOS3_FLG | FOS3_FLG. CLKIN_3 Frequency Offset Flag. 0: Normal operation. 1: Held version of FOS3_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN=1) and if not masked by FOS3_MSK bit. Flag cleared by writing location to 0. |
| 3 | FOS2_FLG | FOS2_FLG. CLKIN_2 Frequency Offset Flag. 0: Normal operation. 1: Held version of FOS2_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by FOS2_MSK bit. Flag cleared by writing location to 0. |
| 2 | FOS1_FLG | FOS1_FLG. CLKIN_1 Frequency Offset Flag. 0: Normal operation. 1: Held version of FOS1_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by FOS1_MSK bit. Flag cleared by writing location to 0. |
| 1 | LOL_FLG | LOL_FLG. PLL Loss of Lock Flag. 0: PLL locked 1: Held version of LOL_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOL_MSK bit. Flag cleared by writing location to 0. |
| 0 | Reserved | |



Register 134.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
|------|-------------------|----|----|----|----|----|----|----|--|--|--|
| Name | PARTNUM_RO [11:4] | | | | | | | | | | |
| Туре | | R | | | | | | | | | |

Reset value = 0000 0100

| Bit | Name | Function | |
|-----|------|---|--|
| 7:0 | | PARTNUM_RO [11:0]. Device ID: 0000 0100 0100'b=Si5369 | |

Register 135.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|------|----|---------|------------|----|----------------|----|----|----|--|
| Name | | PARTNUM | 1_RO [3:0] | | REVID_RO [3:0] | | | | |
| Туре | | F | र | | | F | २ | | |

| Bit | Name | Function |
|-----|------------------|--|
| 7:4 | PARTNUM_RO [3:0] | PARTNUM_RO [3:0]. See Register 134. |
| 3:0 | REVID_RO [3:0] | REVID_RO [3:0]. Indicates revision number of device. 0000: Revision A 0001: Revision B 0010: Revision C Other codes: Reserved |



Register 136.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------|------|----|----|----|----|----|----|
| Name | RST_REG | ICAL | | | | | | |
| Туре | R/W | R/W | R | R | R | R | R | R |

| Bit | Name | Function |
|-----|----------|--|
| 7 | RST_REG | RST_REG. Internal Reset. 0: Normal operation. 1: Reset of all internal logic. Outputs tristated or disabled during reset. |
| 6 | ICAL | ICAL. Start an Internal Calibration Sequence. For proper operation, the device must go through an internal calibration sequence. ICAL is a self-clearing bit. Writing a one to this location initiates an ICAL. The calibration is complete once the LOL alarm goes low. A valid stable clock (within 100 ppm) must be present to begin ICAL. Note: Any divider, CLKINn_RATE or BWSEL_REG changes require an ICAL to take effect. Changes in SFOUTn_REG, PD_CKn, or DSBLn_REG will cause a random change in skew until an ICAL is completed. 0: Normal operation. 1: Writing a "1" initiates internal self-calibration. Upon completion of internal self-calibration, ICAL is internally reset to zero. |
| 5:0 | Reserved | |



Register 137.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|----|----|----|----------|
| Name | | | | | | | | FASTLOCK |
| Туре | R | R | R | R | R | R | R | R/W |

Reset value = 0000 0000

| Bit | Name | Function |
|-----|----------|---|
| 7:1 | Reserved | Do not modify. |
| 0 | FASTLOCK | This bit must be set to 1 to enable FASTLOCK. This improves initial lock time by dynamically changing the loop bandwidth. |

Register 138.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|----|----|----|--------------|--------------|--------------|---------------|
| Name | | | | | LOS4_EN[1:1] | LOS3_EN[1:1] | LOS2_EN[1:1] | LOS1_EN [1:1] |
| Туре | R | R | R | R | R/W | R/W | R/W | R/W |

| Bit | Name | Function |
|-----|---------------|--|
| 7:4 | Reserved | |
| 3 | LOS4_EN [1:0] | LOS4_EN [1:0]. Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details. |
| 2 | LOS3_EN [1:0] | LOS3_EN [1:0]. Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details. |



| 1 | LOS2_EN [1:0] | LOS2_EN [1:0]. Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details. |
|---|---------------|--|
| 0 | LOS1_EN [1:0] | LOS1_EN [1:0]. Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details. |



Register 139.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------------|---------------|---------------|---------------|---------|---------|---------|---------|
| Name | LOS4_EN [0:0] | LOS3_EN [0:0] | LOS2_EN [0:0] | LOS1_EN [0:0] | FOS4_EN | FOS3_EN | FOS2_EN | FOS1_EN |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Reset value = 1111 1111

| Bit | Name | Function |
|-----|---------------|--|
| 7 | LOS4_EN [0:0] | LOS4_EN [0:0]. Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the family reference manual for details. |
| 6 | LOS3_EN [0:0] | LOS3_EN [0:0]. Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the family reference manual for details. |
| 5 | LOS2_EN [0:0] | LOS2_EN. Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the family reference manual for details. |
| 4 | LOS1_EN [0:0] | LOS1_EN [0:0]. Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). Note: LOS1_EN is split between two registers. 00: Disable LOS monitoring. 01: Reserved. 10: Enable LOSA monitoring. 11: Enable LOS monitoring. LOSA is a slower and less sensitive version of LOS. See the family reference manual for details. |



| Bit | Name | Function |
|-----|---------|--|
| 3 | FOS4_EN | FOS4_EN. Enables FOS on a Per Channel Basis. 0: Disable FOS monitoring. 1: Enable FOS monitoring. |
| 2 | FOS3_EN | FOS3_EN. Enables FOS on a Per Channel Basis. 0: Disable FOS monitoring. 1: Enable FOS monitoring. |
| 1 | FOS2_EN | FOS2_EN. Enables FOS on a Per Channel Basis. 0: Disable FOS monitoring. 1: Enable FOS monitoring. |
| 0 | FOS1_EN | FOS1_EN.Enables FOS on a Per Channel Basis.0: Disable FOS monitoring.1: Enable FOS monitoring. |

Register 140.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|-----------------------|----|----|----|----|----|----|
| Name | | INDEPENDENTSKEW1[7:0] | | | | | | |
| Туре | | R/W | | | | | | |

| Bi | it | Name | Function |
|----|----|------|---|
| 7: | 0 | | INDEPENDENTSKEW1 [7:0]. 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. |



Register 141.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----------------------|-----|----|----|----|----|----|----|
| Name | INDEPENDENTSKEW2[7:0] | | | | | | | |
| Туре | | R/W | | | | | | |

Reset value = 0000 0001

| Bit | Name | Function |
|-----|-----------------------|--|
| 7:0 | INDEPENDENTSKEW2[7:0] | INDEPENDENTSKEW2. 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. |

Register 142.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|------------------------|----|----|----|----|----|----|
| Name | | INDEPENDENTSKEW3 [7:0] | | | | | | |
| Туре | | R/W | | | | | | |

Reset value = 0000 0000

| Bi | t Name | Function |
|-----|-------------------------|---|
| 7:0 |) INDEPENDENTSKEW3[7:0] | INDEPENDENTSKEW3 . 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. |

Register 143.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----|-----------------------|----|----|----|----|----|----|
| Name | | INDEPENDENTSKEW4[7:0] | | | | | | |
| Туре | | R/W | | | | | | |

| Bit | Name | Function |
|-----|------|--|
| 7:0 | | INDEPENDENTSKEW4. 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. |



Register 144.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----------------------|-----|----|----|----|----|----|----|
| Name | INDEPENDENTSKEW5[7:0] | | | | | | | |
| Туре | | R/W | | | | | | |

| Bit | Name | Function |
|-----|-----------------------|---|
| 7:0 | INDEPENDENTSKEW5[7:0] | INDEPENDENTSKEW5. 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider when CK_CONFIG = 0. |



| CKOUT_ALWAYS_ON | SQICAL | Results | Output to Output Skew Preserved? |
|-----------------|--------|---|-------------------------------------|
| 0 | 0 | CKOUT OFF until after the first ICAL | Ν |
| 0 | 1 | CKOUT OFF until after the first successful ICAL (i.e., when LOL is low) | Y |
| 1 | 0 | CKOUT always ON, including during an ICAL | Ν |
| 1 | 1 | CKOUT always ON, including during an ICAL | Y |

Table 8. CKOUT_ALWAYS_ON and SQICAL Truth Table

Table 9 lists all of the register locations that should be followed by an ICAL after their contents are changed.

| Addr | Register | |
|------|-----------------|--|
| 0 | BYPASS_REG | |
| 0 | CKOUT_ALWAYS_ON | |
| 1 | CK_PRIOR4 | |
| 1 | CK_PRIOR3 | |
| 1 | CK_PRIOR2 | |
| 1 | CK_PRIOR1 | |
| 2 | BWSEL_REG | |
| 4 | HIST_DEL | |
| 5 | ICMOS | |
| 7 | FOSREFSEL | |
| 9 | HIST_AVG | |
| 10 | DSBL5_REG | |
| 10 | DSBL4_REG | |
| 10 | DSBL3_REG | |
| 10 | DSBL2_REG | |
| 10 | DSBL1_REG | |
| 11 | PD_CK2 | |
| 11 | PD_CK1 | |
| 19 | FOS_EN | |
| 19 | FOS_THR | |
| 19 | VALTIME | |
| 19 | LOCKT | |
| 25 | N1_HS | |
| 26 | NC1_LS | |
| 28 | NC2_LS | |
| 31 | NC3_LS | |
| 34 | NC4_LS | |
| 37 | NC5_LS | |

Table 9. Register Locations Requiring ICAL



| Addr | Register | |
|------|------------|--|
| 40 | N2_HS | |
| 40 | N2_LS | |
| 43 | N31 | |
| 46 | N32 | |
| 49 | N33 | |
| 51 | N34 | |
| 55 | CLKIN2RATE | |
| 55 | CLKIN1RATE | |
| 56 | CLKIN4RATE | |
| 56 | CLKIN3RATE | |

Table 9. Register Locations Requiring ICAL



6. Pin Descriptions: Si5369




Table 10. Si5369 Pin Descriptions

| Pin # | Pin Name | I/O | Signal Level | Description |
|--|------------------|----------|--------------------|---|
| 1, 2, 4, 20, 22, 23, 24, 25, 37, 47, 48, 50, 51, 52, 53, 56, 66, 67, 72, 73, 74, 75, 80, 85, 95 | NC | | | No Connect. These pins must be left unconnected for normal operation. |
| 3 | RST | Ι | LVCMOS | External Reset. Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are disabled during reset. The part must be programmed after a reset or power-on to get a clock output. See Family Reference Manual for details. This pin has a weak pull-up. |
| Note: Interna | I register names | are indi | cated by underline | ned italics, e.g., INT_PIN. See Si5369 Register Map. |



| Pin # | Pin Name | I/O | Signal Level | | | |
|---|-----------------|---------------|--------------|--|--|--|
| 5, 6, 15, 27, 62, 63, 76, 79, 81, 84, 86, 89, 91, 94, 96, 99, 100 | V _{DD} | Vdd | Supply | V_{DD} - The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following V_{DD} pins: Pins Bypass Cap 5, 6 0.1 μ F 15 0.1 μ F 27 0.1 μ F 62, 63 0.1 μ F 76, 79 1.0 μ F 81, 84 0.1 μ F 91, 94 0.1 μ F 96, 99, 100 0.1 μ F | | |
| 7, 8, 14, 18, 19, 21, 26, 28, 31, 33, 36, 38, 41, 43, 46, 54, 55, 64, 65 | GND | GND | Supply | Ground. This pin must be connected to system ground. Minimize the ground path impedance for optimal performance. | | |
| 9 | C1B | 0 | LVCMOS | CKIN1 Invalid Indicator. This pin performs the <i>CK1_BAD</i> function if <i>CK1_BAD_PIN</i> = 1 and is tristated if <i>CK1_BAD_PIN</i> = 0. Active polarity is controlled by <i>CK_BAD_POL</i> . 0 = No alarm on CKIN1. | | |
| 10 | C2B | 0 | LVCMOS | 1 = Alarm on CKIN1. CKIN2 Invalid Indicator. This pin performs the CK2_BAD function if CK2_BAD_PIN = 1 and is tristated if CK2_BAD_PIN = 0. Active polarity is con- trolled by CK_BAD_POL. 0 = No alarm on CKIN2. 1 = Alarm on CKIN2. | | |
| 11 | C3B | 0 | LVCMOS | CKIN3 Invalid Indicator. This pin performs the CK3_BAD function if CK3_BAD_PIN = 1 and is tristated if CK3_BAD_PIN = 0. Active polarity is controlled by CK_BAD_POL . 0 = No alarm on CKIN3. 1 = Alarm on CKIN3. | | |
| 12 Note: Interna | INT_ALM | O are indi | LVCMOS | Interrupt/Alarm Output Indicator. This pin functions as a maskable interrupt output with active polarity controlled by the <i>INT_POL</i> register bit. The INT output function can be turned off by setting <i>INT_PIN</i> = 0. If the ALR-MOUT function is desired instead on this pin, set $ALRMOUT_PIN = 1$ and $INT_PIN = 0$. 0 = ALRMOUT not active. 1 = ALRMOUT active. The active polarity is controlled by <i>CK_BAD_POL</i> . If no function is selected, the pin tristates. ned italics, e.g., <i>INT_PIN</i> . See Si5369 Register Map. | | |

Table 10. Si5369 Pin Descriptions (Continued)



| Pin # | Pin Name | I/O | Signal Level | | escription | |
|--------------|------------------------|----------|-----------------------|--|---|--|
| 13 57 | CS0_C3A CS1_C4A | I/O | LVCMOS | Input Clock Select/CKIN3 or CKIN4 Active Clock Indicator. Input: If manual clock selection is chosen, and if <i>CKSEL_PIN</i> = 1, the CKSEL pins control clock selection and the <i>CKSEL_REG</i> bits are ignored. | | |
| | | | | CS[1:0] | Active Input Clock | |
| | | | | 00 | CKIN1 | |
| | | | | 01 | CKIN2 | |
| | | | | 10 | CKIN3 | |
| | | | | 11 | CKIN4 | |
| | | | | function and these inputs tria pins must not float. Output: If auto clock selecti the CKIN_n active clock indi 0 = CKIN3 (CKIN4) is not th 1 = CKIN3 (CKIN4) is curren The <i>CKn_ACTV_REG</i> bit all for CKIN_n. If <i>CKn_ACTV_I</i> reflected on the CnA pin with | | |
| 16 | XA | | ANALOG | External Crystal or Reference Clock. | | |
| 17 | XB | | | nal oscillator based reference ual for interfacing to an exter must be from a high-quality | onnected to these pins to use inter ce. Refer to Family Reference Mar rnal reference. External reference clock source (TCXO, OCXO). Fre- I clock is set by the RATE pins. | |
| 29 30 | CKIN4+ CKIN4– | I | MULTI | Clock Input 4. Differential clock input. This gle-ended signal. CKIN4 ser | input can also be driven with a sir ves as the frame sync input assoc then CK_CONFIG_REG = 1. | |
| 32 | RATE0 | I | 3-Level | External Crystal or Reference Clock Rate. | | |
| 42 | RATE1 | | | Three level inputs that select the type and rate of external crys- tal or reference clock to be applied to the XA/XB port. Refer to the Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down; they default to M. | | |
| 34 | CKIN2+ | I | MULTI | Clock Input 2. | | |
| 35 | CKIN2– | | | Differential input clock. This input can also be driven with a sin- gle-ended signal. | | |
| 39 | CKIN3+ | 1 | MULTI | Clock Input 3. | | |
| 40 | CKIN3– | | | Differential clock input. This gle-ended signal. CKIN3 ser | input can also be driven with a sir rves as the frame sync input asso rhen <i>CK_CONFIG_REG</i> = 1. | |
| 44 | CKIN1+ | I | MULTI | Clock Input 1. | | |
| 45 | CKIN1– | | | Differential clock input. This gle-ended signal. | input can also be driven with a sir | |
| loto, Intorn | l al register names | are indi | L cated by underli | ned italics, e.g., INT_PIN. See S | N5369 Register Man | |

Table 10. Si5369 Pin Descriptions (Continued)



| Pin # | Pin Name | I/O | Signal Level | Description |
|--------------|-------------------|----------|------------------|--|
| 49 | LOL | 0 | LVCMOS | PLL Loss of Lock Indicator. |
| | LOL | Ŭ | LVONICO | This pin functions as the active high PLL loss of lock indicator if |
| | | | | the LOL_PIN register bit is set to one. |
| | | | | 0 = PLL locked. |
| | | | | 1 = PLL unlocked. |
| | | | | If LOL_PIN = 0, this pin will tristate. |
| | | | | Active polarity is controlled by the <i>LOL_POL</i> bit. The PLL lock |
| | | | | status will always be reflected in the LOL_INT read only register |
| | | | | bit. |
| 58 | C1A | 0 | LVCMOS | CKIN1 Active Clock Indicator. |
| 50 | UIA | Ŭ | LVONICO | This pin serves as the CKIN1 active clock indicator. The |
| | | | | $CK1_ACTV_REG$ bit always reflects the active clock status for |
| | | | | CKIN1. If $CK1_ACTV_PIN = 1$, this status will also be reflected |
| | | | | on the C1A pin with active polarity controlled by the <i>CK_ACT</i> - |
| | | | | V POL bit. If $CK1$ ACTV PIN = 0, this output tristates. |
| 59 | C2A | 0 | LVCMOS | CKIN2 Active Clock Indicator. |
| 55 | 024 | 0 | | This pin serves as the CKIN2 active clock indicator. The |
| | | | | CK2_ACTV_REG bit always reflects the active clock status for |
| | | | | $CKIN_2$. If $CK2_ACTV_PIN = 1$, this status will also be reflected |
| | | | | on the C2A pin with active polarity controlled by the CK_ACT - |
| | | | | V_POL bit. If $CK2_ACTV_PIN = 0$, this output tristates. |
| 60 | SCL | - | LVCMOS | Serial Clock. |
| 00 | 30L | 1 | LVCIVIOS | This pin functions as the serial port clock input for both SPI and |
| | | | | I ² C modes. |
| | | | | |
| 61 | SDA SDO | I/O | LVCMOS | This pin has a weak pull-down. Serial Data. |
| 01 | SDA_SDO | 1/0 | LVCIVIOS | In I ² C microprocessor control mode (CMODE = 0), this pin func- |
| | | | | tions as the bidirectional serial data port. In SPI microprocessor |
| | | | | control mode (CMODE = 1), this pin functions as the serial data |
| | | | | output. |
| 68 | A 0 | | LVCMOS | Serial Port Address. |
| | A0 | I | LVCIVIOS | - |
| 69 | A1 | | | In I^2C microprocessor control mode (CMODE = 0), these pins function as hardware controlled address bits. The I^2C address |
| | | | | is 1101 [A2] [A1] [A0]. In SPI microprocessor control mode |
| | | | | (CMODE = 1), these pins are ignored. |
| | | | | |
| 70 | <u> </u> | | | This pin has a weak pull-down. |
| 70 | A2_SS | I | LVCMOS | Serial Port Address/Slave Select. |
| | | | | In I^2C microprocessor control mode (CMODE = 0), this pin func- |
| | | | | tions as a hardware controlled address bit [A2]. |
| | | | | In SPI microprocessor control mode (CMODE = 1), this pin |
| | | | | functions as the slave select input. |
| | | | | This pin has a weak pull-down. |
| 71 | SDI | I | LVCMOS | Serial Data In. |
| | | | | In SPI microprocessor control mode (CMODE = 1), this pin |
| | | | | functions as the serial data input. |
| | | | | In I^2C microprocessor control mode (CMODE = 0), this pin is |
| | | | | ignored. |
| | | | | This pin has a weak pull-down. |
| Note: Intern | al register names | are indi | cated by underli | ned italics, e.g., INT_PIN. See Si5369 Register Map. |

Table 10. Si5369 Pin Descriptions (Continued)



| Pin # | Pin Name | I/O | Signal Level | |
|---------------|--------------------|----------|------------------|---|
| 77 78 | CKOUT3+ CKOUT3– | 0 | MULTI | Clock Output 3. Differential clock output. Output signal format is selected by <i>SFOUT3_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| 82 83 | CKOUT1– CKOUT1+ | 0 | MULTI | Clock Output 1. Differential clock output. Output signal format is selected by <i>SFOUT1_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| 87 88 | FS_OUT- FS_OUT+ | 0 | MULTI | Frame Sync Output. Differential frame sync output or fifth high-speed clock output. Output signal format is selected by <i>SFOUT_FSYNC_REG</i> reg- ister bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. Duty cycle and active polarity are controlled by <i>FSYNC_PW</i> and <i>FSYNC_POL</i> bits, respectively. Detailed operations and timing characteristics for these pins may be found in the Any-Frequency Precision Clock Family Reference Manual. |
| 90 | CMODE | I | LVCMOS | Control Mode. Selects I ² C or SPI control mode for the device. 0 = I ² C Control Mode. 1 = SPI Control Mode. This pin must be tied high or low. |
| 92 93 | CKOUT2+ CKOUT2– | 0 | MULTI | Clock Output 2. Differential clock output. Output signal format is selected by <i>SFOUT2_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| 97 98 | CKOUT4– CKOUT4+ | 0 | MULTI | Clock Output 4. Differential clock output. Output signal format is selected by <i>SFOUT4_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| GND PAD | GND PAD | GND | Supply | Ground Pad. The ground pad must provide a low thermal and electrical impedance to a ground plane. |
| Note: Interna | a register names | are indi | cated by underli | ned italics, e.g., <i>INT_PIN</i> . See Si5369 Register Map. |



7. Ordering Guide

| Ordering Part Number | Output Clock Frequency Range | Package | ROHS6, Pb-Free | Temperature Range |
|-------------------------|--|-------------------------|-------------------|-------------------|
| Si5369A-C-GQ | 2 kHz–945 MHz 970–1134 MHz 1.213–1.417 GHz | 100-Pin 14 x 14 mm TQFP | Yes | 40 to 85 °C |
| Si5369B-C-GQ | 2 kHz–808 MHz | 100-Pin 14 x 14 mm TQFP | Yes | –40 to 85 °C |
| Si5369C-C-GQ | 2 kHz–346 MHz | 100-Pin 14 x 14 mm TQFP | Yes | –40 to 85 °C |
| Si5369D-C-GQ | 2 kHz–243 MHz | 100-Pin 14 x 14 mm TQFP | Yes | –40 to 85 °C |



8. Package Outline: 100-Pin TQFP

Figure 9 illustrates the package details for the Si5369. Table 11 lists the values for the dimensions shown in the illustration.




Figure 9. 100-Pin Thin Quad Flat Package (TQFP)

| Dimension | Min | Nom | Max |] | Dimension | Min | Nom | Max |
|-----------|-------------|------------|------|---|-----------|------------|------|------|
| A | — — 1.20 | | | | E | 16.00 BSC. | | |
| A1 | 0.05 — 0.15 | | | | E1 | 14.00 BSC. | | |
| A2 | 0.95 | 1.00 | 1.05 | | E2 | 3.85 | 4.00 | 4.15 |
| b | 0.17 | 0.22 | 0.27 | | L | 0.45 | 0.60 | 0.75 |
| С | 0.09 | — | 0.20 | | aaa | _ | — | 0.20 |
| D | | 16.00 BSC. | | | bbb | | — | 0.20 |
| D1 | | 14.00 BSC. | | | CCC | _ | — | 0.08 |
| D2 | 3.85 | 4.00 | 4.15 | 1 | ddd | | — | 0.08 |
| е | | 0.50 BSC. | | 1 | θ | 0° | 3.5° | 7° |

Table 11. 100-Pin Package Diagram Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This package outline conforms to JEDEC MS-026, variant AED-HD.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



9. Recommended PCB Layout




Figure 10. PCB Land Pattern Diagram



| Table 12. | PCB Land | Pattern | Dimensions |
|-----------|----------|---------|------------|
|-----------|----------|---------|------------|

| Dimension | MIN | MAX | |
|-----------|-----------|-------|--|
| е | 0.50 BSC. | | |
| E | 15.40 | REF. | |
| D | 15.40 | REF. | |
| E2 | 3.90 | 4.10 | |
| D2 | 3.90 | 4.10 | |
| GE | 13.90 | | |
| GD | 13.90 — | | |
| Х | _ | 0.30 | |
| Y | 1.50 REF. | | |
| ZE | — 16.90 | | |
| ZD | — | 16.90 | |
| R1 | 0.15 REF | | |
| R2 | _ | 1.00 | |

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design


- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **9.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Card Assembly

- **10.** A No-Clean, Type-3 solder paste is recommended.
- **11.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



10. Top Marking



| Mark Method: | Laser | |
|-----------------|--|---|
| Logo Size: | 9.2 x 3.1 mm Center-Justified | |
| Font Size: | 3.0 Point (1.07 mm) Right-Justified | |
| Line 1 Marking: | Device Part Number Si5369x-C-GQ | X = Speed Grade See "7. Ordering Guide" on page 78. |
| Line 2 Marking: | YY = Year WW = Workweek | Assigned by the Assembly Supplier. Corresponds to the year and work- week of the mold date. |
| | R = Die Revision | |
| | TTTTT = Mfg Code | Manufacturing Code |
| Line 3 Marking: | Circle = 1.8 mm Diameter Center-Justified | "e3" Pb-Free Symbol |
| | Country of Origin ISO Code Abbreviation | |



DOCUMENT CHANGE LIST


Revision 0.1 to Revision 0.4

Updated Table 3, "AC Specifications," on page 9.
Added table note.

Revision 0.4 to Revision 1.0

- Updated "Functional Block Diagram" on page 2.
- Updated specification Tables 2, 4, 5, and 6.
- Added maximum lock and settle time specs to Table 3.
- Updated Register 21 description.
- Updated "10. Top Marking" on page 82.
- Added warning about MEMS oscillators to "3.1. External Reference" on page 21.





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories, A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com