

# **Dual N-Channel 30-V (D-S) MOSFET**

PRODUCT SUMMARY								
	V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)				
Channel 1	30	0.035 at $V_{GS} = 10 \text{ V}$		4.5 nC				
Chamilei	30	0.042 at $V_{GS} = 4.5 \text{ V}$	6 <sup>a</sup>	4.5110				
Channel 2	20	$0.028$ at $V_{GS} = 10 \text{ V}$	6 <sup>a</sup>	E E nC				
Channel 2	30	$0.035$ at $V_{GS} = 4.5 \text{ V}$	6 <sup>a</sup>	5.5 nC				

#### **FEATURES**

- Halogen-free Option Available
- TrenchFET® Power MOSFETs




# RoHS

### **APPLICATIONS**


- Notebook PC System Power
- Low Current POL

### PowerPAK® 1212-8



Ordering Information: Si7224DN-T1-E3 (Lead (Pb)-free)

Si7224DN-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> T <sub>A</sub> = 25 °C, unless otherwise noted									
Parameter		Symbol	Channel 1	Channel 2	Unit				
Drain-Source Voltage	$V_{DS}$	30	30	V					
Gate-Source Voltage	V <sub>GS</sub>	± 16	± 20	]					
	T <sub>C</sub> = 25 °C		6 <sup>a</sup>	6 <sup>a</sup>					
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C		6 <sup>a</sup>	6 <sup>a</sup>	1				
	T <sub>A</sub> = 25 °C	- I <sub>D</sub> -	6 <sup>a, b, c</sup>	6 <sup>a, b, c</sup>	A				
	T <sub>A</sub> = 70 °C		5.2 <sup>b, c</sup>	5.9 <sup>b, c</sup>					
Pulsed Drain Current		I <sub>DM</sub>	25	30	]				
Source Drain Current Diode Current	T <sub>C</sub> = 25 °C	I-	6 <sup>a</sup>	6 <sup>a</sup>					
Source Drain Guiterit Diode Guiterit	T <sub>A</sub> = 25 °C	I <sub>S</sub>	1.7 <sup>b, c</sup>	2.2 <sup>b, c</sup>					
	T <sub>C</sub> = 25 °C		17.8	23					
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	11.4	14.8	w				
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C		2.5 <sup>b, c</sup>	2.6 <sup>b, c</sup>	\ \v				
	T <sub>A</sub> = 70 °C		1.6 <sup>b, c</sup>	1.7 <sup>b, c</sup>					
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C					
Soldering Recommendations (Peak Temperature		26	60						

THERMAL RESISTANCE RATINGS									
		Chan	nel 1	Chan	nel 2				
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	40	50	38	48	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	5.6	7	4.3	5.4	<b>5/ VV</b>		

#### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequade bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 94 °C/W.

# Vishay Siliconix



Parameter	Min.		Min. Typ.		Unit		
Static						l	
Drain Course Breakdourn Valtage	V	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	Ch 1	30			V
Drain-Source Breakdown Voltage	$V_{DS}$	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	Ch 2	30			V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA	Ch 1		37		mV/°C
VDS remperature decinicions	74 D8/11	η – 200 μ/ (	Ch 2		32		
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_{J}$	$I_{D} = 250  \mu A$	Ch 1		- 5		
GG(III)	GS(III)* - 3	.D =00 h	Ch 2		- 6		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch 1	1		2.2	V
	GS(III)		Ch 2	1.5		3	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$	Ch 1			± 100	nA
date body Leanage	.655	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch 2			± 100	""
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch 1			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	7 <sub>DS</sub> - 33 V, V <sub>GS</sub> - 3 V	Ch 2			1	μΑ
Zero date voltage Brain ourient	.055	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch 1			10	-
			Ch 2			10	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch 1	15			Α
On State Brain Surrent	D(OH)	20 1 00	Ch 2	15			
		$V_{GS} = 10 \text{ V}, I_D = 6.5 \text{ A}$	Ch 1		0.027	0.035	Ω
Drain-Source On-State Resistance <sup>b</sup>	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 7.4 \text{ A}$	Ch 2		0.022	0.028	
Diam-Source On-State Resistance	- DS(on)	$V_{GS} = 4.5 \text{ V}, I_D = 5.9 \text{ A}$			0.042	32	
		$V_{GS} = 4.5 \text{ V}, I_D = 6.6 \text{ A}$	Ch 2		0.029	0.035	] '
		V <sub>DS</sub> = 15 V, I <sub>D</sub> = 6.5 A	Ch 1		22		_
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_D = 7.4 \text{ A}$	Ch 2		21		S
Dynamic <sup>a</sup>			•				
Innut Consoitones	C		Ch 1		570		
Input Capacitance	C <sub>iss</sub>	Channel 1	Ch 2		720		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch 1		80		pF
Output Capacitaries	Oss	Channel 2	Ch 2		115		Pi
Reverse Transfer Capacitance	C <sub>rss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch 1		35		
Tioverse Transfer Supusitance	TISS		Ch 2		50		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 6.5 \text{ A}$	Ch 1		9.5	14.5	
Total Gate Charge	$Q_{g}$	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 7.4 \text{ A}$	Ch 2		12	18	nC
Gate-Source Charge			Ch 1		4.5	7	
		Channel 1	Ch 2		5.5	8.5	
	Q <sub>gs</sub>	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 6.5 \text{ A}$	Ch 1		1.5		
	₩gs	Channel 2	Ch 2		2.5		
Gate-Drain Charge	$Q_{gd}$	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 7.4 \text{ A}$	Ch 1		1.2		
Said Sian Gharge	∽gu		Ch 2		1.7		
Gate Resistance	$R_{g}$	f = 1 MHz	Ch 1		3.3		Ω
	-y		Ch 2		2.7		

### Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq$  300  $\mu s$ , duty cycle  $\leq$  2 %.





<b>SPECIFICATIONS</b> $T_J = 25  ^{\circ}C$ ,	unless oth	erwise noted						
Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit	
Dynamic <sup>a</sup>								
Turn-On Delay Time	t <sub>d(on)</sub>	Channel 1	Ch 1		12	20		
	u(on)	Channel 1 $V_{DD} = 15 \text{ V, R}_{L} = 2.9 \Omega$	Ch 2		20	30		
Rise Time	t <sub>r</sub>	$I_D \cong 5.2 \text{ A, } V_{GEN} = 4.5 \text{ V, } R_q = 1 \Omega$	Ch 1		12	20		
	'	- D = , GEN,	Ch 2		12	20		
Turn-Off Delay Time	t <sub>d(off)</sub>	Channel 2	Ch 1		12	20		
,	=(=,	$V_{DD}$ = 15 V, $R_L$ = 2.6 $\Omega$	Ch 2		12	20		
Fall Time	t <sub>f</sub>	$I_D \cong 5.9 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch 1		12	20		
			Ch 2		10	15	ns	
Turn-On Delay Time	t <sub>d(on)</sub>	Channel 1	Ch 1		5	10		
· · · · · · · · · · · · · · · · · · ·	, ,	$V_{DD} = 15 \text{ V}, R_L = 2.9 \Omega$	Ch 2		10	15		
Rise Time	t <sub>r</sub>	t <sub>r</sub>   l <sub>D</sub> = 5.2 A. V <sub>OEN</sub> = 10 V. B <sub>r</sub> = 1.0		10	15			
		g	Ch 2		10	15 25		
Turn-Off Delay Time	t <sub>d(off)</sub>	Channel 2	Ch 1		15	_		
		VDD = 10 V, 11L = 2.0 32	Ch 2 Ch 1		15 10	25 15		
Fall Time	t <sub>f</sub>	$I_D \cong 5.9 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch 2		10	15	-	
Drain-Source Body Diode Characteristic	es e		Oli Z		10	15		
•		T	Ch 1			6		
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	Ch 2			6		
			Ch 1			25	Α	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		Ch 2			30	-	
	.,	I <sub>S</sub> = 5.2 A, V <sub>GS</sub> = 0 V	Ch 1		0.8	1.2		
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 5.9 A, V <sub>GS</sub> = 0 V	Ch 2		0.8	1.2	V	
	Diode Reverse Recovery Time t <sub>rr</sub>		Ch 1		15	30		
Body Diode Reverse Recovery Time		Heverse Hecovery Time t <sub>rr</sub>				20	40	ns
Data Biada Barrera Barrera Obarre	_	Channel 1			10	20		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$I_F = 5.2 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 \text{ °C}$	Ch 2		12	20	nC	
Poverse Pessyary Fall Time	+	Channel 2	Ch 1		9			
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 5.9 \text{ A}, \text{ dl/dt} = 100 \text{ A/µs}, T_J = 25 °C$	Ch 2		12		no	
Payarea Pagayary Piga Timo	t.		Ch 1		6		ns	
Reverse Recovery Rise Time	t <sub>b</sub>		Ch 2		8			

### Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$ 

# Vishay Siliconix




### CHANNEL 1 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







### CHANNEL 1 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



**Single Pulse Power** 




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient

# Vishay Siliconix

# VISHAY.

### CHANNEL 1 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






www.vishay.com


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL 1 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

# Vishay Siliconix


# VISHAY

### CHANNEL 2 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







### CHANNEL 2 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source



Single Pulse Power




Safe Operating Area, Junction-to-Ambient


cument Number: 60500

# Vishay Siliconix



### CHANNEL 2 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






www.vishay.com

Document Number: 69500 S-81549-Rev. B, 07-Jul-08


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL 2 TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?69500">https://www.vishay.com/ppg?69500</a>.


Document Number: 69500 www.vishay.com S-81549-Rev. B, 07-Jul-08 11



### PowerPAK® 1212-8, (SINGLE/DUAL)







#### Notes:

- 1. Inch will govern
- 2 Dimensions exclusive of mold gate burrs
- 3. Dimensions exclusive of mold flash and cutting burrs

Backside View of Dual Pad

		MILLIMETERS		INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.97	1.04	1.12	0.038	0.041	0.044
A1	0.00	-	0.05	0.000	-	0.002
b	0.23	0.30	0.41	0.009	0.012	0.016
С	0.23	0.28	0.33	0.009	0.011	0.013
D	3.20	3.30	3.40	0.126	0.130	0.134
D1	2.95	3.05	3.15	0.116	0.120	0.124
D2	1.98	2.11	2.24	0.078	0.083	0.088
D3	0.48	-	0.89	0.019	-	0.035
D4		0.47 TYP.			0.0185 TYP.	
D5		2.3 TYP.			0.090 TYP.	
Е	3.20	3.30	3.40	0.126	0.130	0.134
E1	2.95	3.05	3.15	0.116	0.120	0.124
E2	1.47	1.60	1.73	0.058	0.063	0.068
E3	1.75	1.85	1.98	0.069	0.073	0.078
E4		0.34 TYP.			0.013 TYP.	
е		0.65 BSC			0.026 BSC	
K		0.86 TYP.			0.034 TYP.	
K1	0.35	-	-	0.014	-	-
Н	0.30	0.41	0.51	0.012	0.016	0.020
L	0.30	0.43	0.56	0.012	0.017	0.022
L1	0.06	0.13	0.20	0.002	0.005	0.008
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.014
М		0.125 TYP.			0.005 TYP.	

ECN: S10-0951-Rev. J, 03-May-10

DWG: 5882

Document Number: 71656 Revison: 03-May-10



# PowerPAK® 1212 Mounting and Thermal Considerations

#### Johnson Zhao

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. The PowerPAK 1212-8 provides ultra-low thermal impedance in a small package that is ideal for space-constrained applications. In this application note, the PowerPAK 1212-8's construction is described. Following this, mounting information is presented. Finally, thermal and electrical performance is discussed.

### THE PowerPAK PACKAGE

The PowerPAK 1212-8 package (Figure 1) is a derivative of PowerPAK SO-8. It utilizes the same packaging technology, maximizing the die area. The bottom of the die attach pad is exposed to provide a direct, low resistance thermal path to the substrate the device is mounted on. The PowerPAK 1212-8 thus translates the benefits of the PowerPAK SO-8 into a smaller package, with the same level of thermal performance. (Please refer to application note "PowerPAK SO-8 Mounting and Thermal Considerations.")



Figure 1. PowerPAK 1212 Devices

The PowerPAK 1212-8 has a footprint area comparable to TSOP-6. It is over 40 % smaller than standard TSSOP-8. Its die capacity is more than twice the size of the standard TSOP-6's. It has thermal performance an order of magnitude better than the SO-8, and 20 times better than TSSOP-8. Its thermal performance is better than all current SMT packages in the market. It will take the advantage of any PC board heat sink capability. Bringing the junction temperature down also increases the die efficiency by around 20 % compared with TSSOP-8. For applications where bigger packages are typically required solely for thermal consideration, the PowerPAK 1212-8 is a good option.

Both the single and dual PowerPAK 1212-8 utilize the same pin-outs as the single and dual PowerPAK SO-8. The low 1.05 mm PowerPAK height profile makes both versions an excellent choice for applications with space constraints.

### **PowerPAK 1212 SINGLE MOUNTING**

To take the advantage of the single PowerPAK 1212-8's thermal performance see Application Note 826,

<u>Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs.</u> Click on the PowerPAK 1212-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in<sup>2</sup> of will yield little improvement in thermal performance.



### PowerPAK 1212 DUAL


To take the advantage of the dual PowerPAK 1212-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 10 mils. This matches the spacing of the two drain pads on the PowerPAK 1212-8 dual package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in<sup>2</sup> of will yield little improvement in thermal performance.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a preconditioning test and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 2 and 3. For the lead (Pb)-free solder profile, see http://www.vishay.com/ doc?73257.



Ramp-Up Rate	+ 6 °C /Second Maximum
Temperature at 155 ± 15 °C	120 Seconds Maximum
Temperature Above 180 °C	70 - 180 Seconds
Maximum Temperature	240 + 5/- 0 °C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+ 6 °C/Second Maximum

Figure 2. Solder Reflow Temperature Profile




Figure 3. Solder Reflow Temperatures and Time Durations

www.vishav.com Document Number 71681 03-Mar-06





TABLE 1: EQIVALENT STEADY STATE PERFORMANCE										
Package	SO-8 TSSOP-8 TSOP-8 PPAK 1212 PPAK SO						SO-8			
Configuration	Single	Dual	Single	Dual	Single	Dual	Single	Dual	Single	Dual
Thermal Resiatance R <sub>thJC</sub> (C/W)	20	40	52	83	40	90	2.4	5.5	1.8	5.5



Figure 4. Temperature of Devices on a PC Board

#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance,  $R\theta jc$ , or the junction to- foot thermal resistance,  $R\theta jf$ . This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the PowerPAK 1212-8, PowerPAK SO-8, standard TSSOP-8 and SO-8 equivalent steady state performance.


By minimizing the junction-to-foot thermal resistance, the MOSFET die temperature is very close to the temperature of the PC board. Consider four devices mounted on a PC board with a board temperature of 45 °C (Figure 4). Suppose each device is dissipating 2 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK 1212-8 and the other SMT packages, die temperatures are determined to be 49.8 °C for the PowerPAK 1212-8, 85 °C for the standard SO-8, 149 °C for standard TSSOP-8, and 125 °C for TSOP-6. This is a 4.8 °C rise above the board temperature for the PowerPAK 1212-8, and over 40 °C for other SMT packages. A 4.8 °C rise has minimal effect on  $r_{\rm DS(ON)}$  whereas a rise of over 40 °C will cause an increase in  $r_{\rm DS(ON)}$  as high as 20 %.

### **Spreading Copper**

Designers add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 5 and Figure 6 show the thermal resistance of a PowerPAK 1212-8 single and dual devices mounted on a 2-in. x 2-in., four-layer FR-4 PC boards. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.2 to 0.3 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.








Figure 6. Spreading Copper - Junction-to-Ambient Performance

#### **CONCLUSIONS**


As a derivative of the PowerPAK SO-8, the PowerPAK 1212-8 uses the same packaging technology and has been shown to have the same level of thermal performance while having a footprint that is more than 40 % smaller than the standard TSSOP-8.

Recommended PowerPAK 1212-8 land patterns are provided to aid in PC board layout for designs using this new package.

The PowerPAK 1212-8 combines small size with attractive thermal characteristics. By minimizing the thermal rise above the board temperature, PowerPAK simplifies thermal design considerations, allows the device to run cooler, keeps  $r_{\text{DS}(\text{ON})}$  low, and permits the device to handle more current than a same- or larger-size MOSFET die in the standard TSSOP-8 or SO-8 packages.



### RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Dual



Recommended Minimum PADs for PowerPAK 1212-8 Dual Dimensions in Inches/(mm)

Return to Index





Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11