

### N-Channel 30-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

#### SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1.1		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{\text{DS}} \geq 5$ V, $V_{\text{GS}}$ = 10 V	1818		А
Drain-Source On-State Resistance <sup>a</sup>	۲ <sub>DS(on)</sub>	$V_{GS}$ = 10 V, I <sub>D</sub> = 20 A	0.0026	0.0025	Ω
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 20 A	0.0029	0.0029	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS}$ = 15 V, I <sub>D</sub> = 20 A	21	108	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 5 A	0.75	0.73	V
Dynamic <sup>b</sup>					
Total Gate Charge	Qg	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 20 A	40	38	nC
Gate-Source Charge	Q <sub>gs</sub>		10.5	10.5	
Gate-Drain Charge	Q <sub>gd</sub>		5.5	5.5	


Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.



# SPICE Device Model Si7664DP

## Vishay Siliconix



Note: Dots and squares represent measured data.