

Dual P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY		
V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-20	0.037 @ $V_{GS} = -4.5$ V	-7.4
	0.048 @ $V_{GS} = -2.5$ V	-6.5
	0.066 @ $V_{GS} = -1.8$ V	-5.5

FEATURES


- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package





RoHS
COMPLIANT

APPLICATIONS

- Portable
 - PA Switch
 - Battery Switch
 - Load Switch



Ordering Information: Si7913DN-T1—E3 (Lead (Pb)-Free)



P-Channel MOSFET

P-Channel MOSFET

Bottom View

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	10 secs	Steady State	Unit
Drain-Source Voltage	V_{DS}	-20		V
Gate-Source Voltage	V_{GS}			
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	I_D	-7.4	-5.0	A
		-5.3	-3.6	
Pulsed Drain Current	I_{DM}	-20		
continuous Source Current (Diode Conduction) ^a	I_S	-2.3	-1.1	
Maximum Power Dissipation ^a	P_D	2.8	1.3	W
		1.5	0.85	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{b,c}		260		

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	R_{thJA}	35	44	°C/W
		75	94	
Maximum Junction-to-Case	R_{thJC}	4	5	

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- See Solder Profile (<http://www.vishay.com/doc?73257>). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.



SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.40		-1.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 85^\circ\text{C}$			-5	
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-20			A
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -7.4 \text{ A}$		0.029	0.037	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -6.5 \text{ A}$		0.038	0.048	
		$V_{GS} = -1.8 \text{ V}, I_D = -1.5 \text{ A}$		0.051	0.066	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -6 \text{ V}, I_D = -7.4 \text{ A}$		20		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -2.3 \text{ A}, V_{GS} = 0 \text{ V}$		-0.74	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -7.4 \text{ A}$		15.3	24	nC
Gate-Source Charge	Q_{gs}			2.0		
Gate-Drain Charge	Q_{gd}			3.9		
Gate Resistance	R_g	$f = 1 \text{ MHz}$			7	Ω
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 6 \Omega$		20	30	ns
Rise Time	t_r			70	110	
Turn-Off Delay Time	$t_{d(\text{off})}$			72	110	
Fall Time	t_f			150	225	
Source-Drain Reverse Recovery Time	t_{rr}		$I_F = -2.3 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	25	50	

Notes





- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
On-Resistance vs. Drain Current

Capacitance

Gate Charge

On-Resistance vs. Junction Temperature

Source-Drain Diode Forward Voltage

On-Resistance vs. Gate-to-Source Voltage


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72615>.