

SPICE Device Model Si7945DP Vishay Siliconix

Dual P-Channel 30-V (D-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 72183 www.vishay.com

SPICE Device Model Si7945DP

Vishay Siliconix



| SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED) | | | | | |
|---|---------------------|---|-------------------|------------------|------|
| Parameter | Symbol | Test Conditions | Simulated Data | Measured Data | Unit |
| Static | | | • | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}, I_{D} = -250 \mu A$ | 2.1 | | V |
| On-State Drain Current ^a | I _{D(on)} | $V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$ | 287 | | Α |
| Drain-Source On-State Resistance ^a | r _{DS(on)} | $V_{GS} = -10 \text{ V}, I_D = -10.9 \text{ A}$ | 0.016 | 0.016 | Ω |
| | | V _{GS} = -4.5 V, I _D = -8.8 A | 0.024 | 0.025 | |
| Forward Transconductance ^a | 9 _{fs} | $V_{DS} = -15 \text{ V}, I_{D} = -10.9 \text{ A}$ | 28 | 26 | S |
| Diode Forward Voltage ^a | V _{SD} | $I_{\rm S}$ = -2.9 A, $V_{\rm GS}$ = 0 V | -0.83 | -0.80 | V |
| Dynamic ^b | | | | | |
| Total Gate Charge | Q _g | $V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -10.9 \text{ A}$ | 33 | 49 | nC |
| Gate-Source Charge | Q_{gs} | | 7.3 | 7.3 | |
| Gate-Drain Charge | Q_{gd} | | 13 | 13 | |
| Turn-On Delay Time | t _{d(on)} | $V_{DD} = -15 \text{ V}, R_L = 15 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$ | 14 | 15 | ns |
| Rise Time | t _r | | 13 | 15 | |
| Turn-Off Delay Time | $t_{d(off)}$ | | 103 | 130 | |
| Fall Time | t _f | | 38 | 80 | |

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.


www.vishay.com www.DataSheet4U.com





SPICE Device Model Si7945DP


Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.