P-Channel 20-V (D-S) MOSFET with Schottky Diode

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the −55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the −55 to 125°C temperature ranges under the pulsed 0-V to 5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPECIFICATIONS (T_J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	**Symbol**	**Test Condition**	**Simulated Data**	**Measured Data**	**Unit**
Static					
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = –250 μA	0.82		V
On-State Drain Current[a]	$I_{D(on)}$	V_{DS} ≤ –5 V, V_{GS} = –4.5 V	35		A
Drain-Source On-State Resistance[a]	$r_{DS(on)}$	V_{GS} = –4.5 V, I_D = –2.8 A	0.080	0.078	Ω
		V_{GS} = –2.5 V, I_D = –2.3 A	0.108	0.109	
		V_{GS} = –1.8 V, I_D = –0.54 A	0.143	0.153	
Forward Transconductance[a]	g_{fs}	V_{DS} = –10 V, I_D = –2.8 A	8	7	S
Diode Forward Voltage[a]	V_{SD}	I_S = –4.5 A	–0.84	–0.85	V
Dynamic[b]					
Input Capacitance	C_{iss}	V_{DS} = –10 V, V_{GS} = 0 V, f = 1 MHz	456	355	pF
Output Capacitance	C_{oss}		63	75	
Reverse Transfer Capacitance	C_{rss}		48	50	
Total Gate Charge	Q_g	V_{DS} = –10 V, V_{GS} = –8 V, I_D = –4.5 A	5.8	8.5	nC
		V_{DS} = –10 V, V_{GS} = –4.5 V, I_D = –4.5 A	3.5	4.9	
Gate-Source Charge	Q_{gs}		0.75	0.75	
Gate-Drain Charge	Q_{gd}		1.2	1.2	

Notes
a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.

COMPARISON OF MODEL WITH MEASURED DATA (T_J=25°C UNLESS OTHERWISE NOTED)













Note: Dots and squares represent measured data.