

# SPICE Device Model SiE808DF Vishay Siliconix

## N-Channel 20-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

# **SPICE Device Model SiE808DF**

# Vishay Siliconix




SPECIFICATIONS ( $T_J = 25^{\circ}C$ UI	NLESS OTHERV	VISE NOTED)			
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static	-		-		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.3		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	2562		Α
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A	0.0013	0.0013	Ω
		$V_{GS}$ = 4.5 V, $I_{D}$ = 25 A	0.0022	0.0021	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 25 A	234	95	S
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 10 A	0.84	0.80	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	6664	8800	pF
Output Capacitance	Coss		1585	1600	
Reverse Transfer Capacitance	C <sub>rss</sub>		472	600	
Total Gate Charge	Qg	$V_{DS}$ = 1 0V, $V_{GS}$ = 10 V, $I_{D}$ = 20 A	121	102	nC
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	58	46	
Gate-Source Charge	$Q_{gs}$		26	26	
Gate-Drain Charge	$Q_{gd}$		28	28	


a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2\%.$  b. Guaranteed by design, not subject to production testing.





# SPICE Device Model SiE808DF Vishay Siliconix


### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.