

www.vishay.com Vishay Siliconix

N-Channel 80 V (D-S) MOSFET

PRODU	CT SUMMARY		
V _{DS} (V)	$R_{DS(on)}(\Omega)$ Max.	I _D (A)	Q _g (Typ.)
	0.0080 at V _{GS} = 10 V	60 ^a	
80	0.0088 at V _{GS} = 6.0 V	60 ^a	17.1 nC
	0.0115 at V _{GS} = 4.5 V	54	

PowerPAK® SO-8L Single 5.13_{mm} **Ordering Information:**

SiJ478DP-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Power MOSFET
- 100 % R_a and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

HALOGEN **FREE**

APPLICATIONS

- Primary Side Switching
- Synchronous Rectification
- DC/AC Inverters
- LED Backlighting



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (7	T _A = 25 °C, unless	otherwise not	ed)		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	80	V	
Gate-Source Voltage		V_{GS}	± 20	V	
	T _C = 25 °C		60 ^a		
Continuous Drain Current /T 150 °C	T _C = 70 °C	1 , [52.7		
Continuous Drain Current (T _J = 150 °C)	$T_A = 25 ^{\circ}C$ 18.60, 0	18.6 ^{b, c}			
	T _A = 70 °C	1	14.9 ^{b, c}	А	
Pulsed Drain Current (t = 100 μs)		I _{DM}	150	A	
Continuous Source-Drain Diode Current	T _C = 25 °C	= 25 °C	60a		
Continuous Source-Drain Diode Current	T _A = 25 °C	l _S	4.5 ^{b, c}		
Single Pulse Avalanche Current			30		
Single Pulse Avalanche Energy	L = U.T IIIH	E _{AS}	45	mJ	
	T _C = 25 °C		62.5		
Mayimum Dayyar Dissination	T _C = 70 °C] _ [40	W	
Maximum Power Dissipation	T _A = 25 °C	P _D	5 ^{b, c}	VV	
	T _A = 70 °C	1	3.2 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) ^{d, e}			260	C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	20	25	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	1.5	2.0	C/VV

Notes

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 70 °C/W.



Vishay Siliconix


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static				·	L	L
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80			V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$			37		1400
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 6.1		mV/°C
Gate-Source Threshold Voltage	V _{GS(th})	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.4		2.6	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
7 0	_	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			1	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			10	μΑ
On-State Drain Currenta	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
Drain-Source On-State Resistance ^a	, ,	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0064	0.0080	Ω
	R _{DS(on)}	V _{GS} = 6 V, I _D = 15 A		0.0070	0.0088	
	, ,	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.0087	0.0115	
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$		60		S
Dynamic ^b						
Input Capacitance	C _{iss}			1855		
Output Capacitance	C _{oss}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		950		рF
Reverse Transfer Capacitance	C _{rss}			76		
Total Gate Charge	Q_{g}	$V_{DS} = 40 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		35.5	54	
		V _{DS} = 40 V, V _{GS} = 6 V, I _D = 10 A		22	33	
				17.1	26	
Gate-Source Charge	Q_{gs}	$V_{DS} = 40 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		5.3		nC
Gate-Drain Charge	Q_{gd}			7.3		
Output Charge	Q _{oss}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		57	86	
Gate Resistance	R_g	f = 1 MHz	0.5	1.3	2	Ω
Turn-On Delay Time	t _{d(on)}			12	24	
Rise Time	t _r	$V_{DD} = 40 \text{ V}, \text{ R}_{L} = 4 \Omega$		8	16	
Turn-Off DelayTime	t _{d(off)}	$I_D \cong 10^{\circ} \text{A}, V_{\text{GEN}} = 10^{\circ} \text{V}, R_g = 1^{\circ} \Omega$		32	64	
Fall Time	t _f			7	14	no
Turn-On Delay Time	t _{d(on)}			14	28	ns -
Rise Time	t _r	$V_{DD} = 40 \text{ V}, R_L = 4 \Omega$		11	22	
Turn-Off DelayTime	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 6.0 \text{ V}, R_g = 1 \Omega$		30	60	
Fall Time	t _f			8	16	
Drain-Source Body Diode Characteristic	S					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			60	^
Pulse Diode Forward Current (t = 100 μs)	I _{SM}				150	Α
Body Diode Voltage	V_{SD}	I _S = 5 A		0.76	1.1	V
Body Diode Reverse Recovery Time	t _{rr}			38	75	ns
Body Diode Reverse Recovery Charge	Q _{rr}	1 10 A dl/dt 100 A / T 05 00		36	70	nC
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		19		
Reverse Recovery Rise Time	t _b			19		ns

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






Output Characteristics



120

Transfer Characteristics





On-Resistance vs. Drain Current


 $\begin{array}{cc} & 16 & 24 \\ \mathrm{Q_g} \text{ - Total Gate Charge (nC)} \end{array}$

Gate Charge

 $V_{DS} =$ 40 V







On-Resistance vs. Junction Temperature

10

8

6

2

0 0

V_{GS} - Gate-to-Source Voltage (V)

 $I_{D} = 10 \text{ A}$


= 20 V

8


40

 $V_{DS} = 60 \text{ V}$







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






Current Derating*









Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62868.





Vishay Siliconix

PowerPAK® SO-8L Case Outline for Non-Al Parts



TOPSIDE VIEW





BACKSIDE VIEW(DUAL)



www.vishay.com Vishay Siliconix

DIM	MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	1.00	1.07	1.14	0.039	0.042	0.045
A1	0.00	-	0.127	0.00	-	0.005
b	0.33	0.41	0.48	0.013	0.016	0.019
b1	0.44	0.51	0.58	0.017	0.020	0.023
b2	4.80	4.90	5.00	0.189	0.193	0.197
b3		0.094	•		0.004	
b4		0.47			0.019	
С	0.20	0.25	0.30	0.008	0.010	0.012
D	5.00	5.13	5.25	0.197	0.202	0.207
D1	4.80	4.90	5.00	0.189	0.193	0.197
D2	3.86	3.96	4.06	0.152	0.156	0.160
D3	1.63	1.73	1.83	0.064	0.068	0.072
е		1.27 BSC		0.050 BSC		
Е	6.05	6.15	6.25	0.238	0.242	0.246
E1	4.27	4.37	4.47	0.168	0.172	0.176
E2	3.18	3.28	3.38	0.125	0.129	0.133
F	-	-	0.15	-	-	0.006
L	0.62	0.72	0.82	0.024	0.028	0.032
L1	0.92	1.07	1.22	0.036	0.042	0.048
K	0.51			0.020		
W	0.23			0.009		
W1	0.41			0.016		
W2	2.82			0.111		
W3	2.96			0.117		
q	0°	-	10°	0°	-	10°

ECN: C15-1122-Rev. C, 07-Sep-15

DWG: 5976

Note

• Millimeters will gover



RECOMMENDED MINIMUM PAD FOR PowerPAK® SO-8L SINGLE



Recommended Minimum Pads Dimensions in mm (inches)



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000