

# **Vishay Siliconix**

## 14-Line SCSI Bus Terminators

### **FEATURES**

- Auto Selection of S/E or LVD SCSI Termination
- 2.7-V to 5.25-V TERMPWR Range
- Meets SCSI-1, SCSI-2, SPI-2 (ULTRA-2), SPI-3 (ULTRA-160) and SPI-4 (ULTRA-320) Standards
- Integrated SPI-3 Mode Change Delay Filter
- Bus Mode Status Pins
- Differential Failsafe Bias
- Thermal Package
- On-Chip Thermal Shutdown Circuit
- Active Negation
- Hot Swap Compatible

- Pin Compatible with UCC5628
- Lead (Pb)-Free SQFP-48 Package

### **APPLICATIONS**

- Disk Array (RAID)
- Storage Area Networks (SAN)
- Network Attached Storage (NAS)
- SCSI Cable
- Server and Workstation
- Industrial Computers
- High-End Personal Computers

### **DESCRIPTION**

The SiP5668 provides active bus termination suitable for all SCSI bus operational modes from SCSI-1 through SPI-4 (Ultra 320). The termination includes impedance matching of the SCSI bus to minimize signal reflections from the end of the bus, as well as required SCSI bus biasing for either S/E (single ended) or LVD (low voltage differential) operation.

An integrated mode change delay filter in the SIP5668 eliminates the need for a bulky 4.7- $\mu F$  low pass filter capacitor to be compliant with SPI-3 mode change timing requirements.


The SiP5668 has fourteen (14) output channels (T1-T14). Each output channel provides termination for one SCSI data

signal, parity signal or control signal. Two SiP5668 ICs provide complete termination for a wide SCSI bus.

The SiP5668 senses the operational state of the SCSI bus via the DIFFSENS bus signal, and automatically switches to S/E or LVD operation as required. It cannot be used on an HPD (high power differential) SCSI bus, and goes into high impedance mode when the voltage on the DIFFSENS line indicates HPD operation. The SiP5668 also presents high impedance to the SCSI bus if the DISABLE pin is asserted, or if TERMPWR is removed from the IC.


The SiP5668 is available in a lead (Pb)-free SQFP-48 package for operation over the temperature range of 0 to 70 °C.

### **FUNCTIONAL BLOCK DIAGRAM**





### **TYPICAL APPLICATION DIAGRAM**



### **Group 1 Signals:**

DB(0), DB(1), DB(2), DB(3), DB(4), DB(5), DB(6), DB(7), DB(P), DB(12), DB(13), DB(14), DB(15), DB(P1)

### **Group 2 Signals:**

ATN, BSY, ACK, RST, MSG, SEL, C/D, REQ, I/O, DB(8), DB(9), DB(10), DB(11)





# **Vishay Siliconix**

## ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

TERMPWR 6 V	Storage Temperature
TXN, TXP0.3 to 6 V	Junction Temperature
MODE, DISABLE, M/S, STATUS0.3 to 6 V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

TERMPWR	2 7 V to 5 25 V	Operating Temperature Range $(T_{\Delta 1})$	0 to 70 °C

Common Mode Impedance   Z <sub>CM</sub>   MODE = 1.3 V   120   140   160   100   1112   125   1.35   V	<b>SPECIFICATIONS</b>							
Parameter   Symbol   T <sub>A</sub> = T <sub>J</sub> = 0 to 70 °C   Min <sup>a</sup>   Typ <sup>b</sup>   Max <sup>a</sup>   Un   SCSI Channels (T1 to T14), LVD Operation   Differential Impedance   Z <sub>CM</sub>   Common Mode Impedance   Z <sub>CM</sub>   100   110			TERMPWR = 2.7 to 5.25 V, DISABLE = 0 V		Limits			
SCSI Channels (T1 to T14), LVD Operation	Parameter	Symbol			Mina	Typb	Maxa	Unit
Differential Impedance   Z <sub>DIFF   Common Mode Impedance   Z<sub>CM   Differential Falisafe Bias   V<sub>DIFF   Common Mode Impedance   Z<sub>CM   Differential Falisafe Bias   V<sub>DIFF   Common Mode Bias   V<sub>CM   Differential Falisafe Bias   V<sub>CM   Differential Palisafe Bias   V<sub>CM   Differen</sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub>				- 11 - 0 10 70 0	1	.,,,		•
120	•		<b>-</b>		100	105	110	
Mode	<u>'</u>							Ω
Common Mode Bias   V <sub>CM</sub>   S/E			N	MODE = 1.3 V				mV
Impedance								V
Impedance	SCSI Channels (T1 to T	5	on .		l		<u>I</u>	
Bias Voltage	•				100	108	116	Ω
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Bias Voltage			MODE = 0 V	2.5	2.7	3.0	V
Channel Voltage = 0.5 V   -22.4		-,-		Channel Voltage = 0.2 V	-25.4	-23	-20.5	
SCSI Channels (T1 to T14), Termination Disabled           Channel Leakage°         I <sub>L</sub> Channel Voltage = 0 to 5 V         -500         0         500         nA           Channel Capacitance°. d         C <sub>T</sub> Referenced to GND         3         pF           SCSI Regulator, LVD Mode           Output Voltage         V <sub>REG(IVD)</sub> 0.5 V ≤ V <sub>CM</sub> ≤ 2.0 V°         1.15         1.25         1.35         V           Source Current         I <sub>SO(IVD)</sub> V <sub>REG</sub> = 0 V         -1000         -600         -400         m/           DIFFSENS Regulator           Output Voltage         V <sub>DIFFS</sub> -5 mA ≤ I <sub>DIFFS</sub> ≤ 50 μA         1.2         1.3         1.4         V           Solik Current         I <sub>SO(DIFFS)</sub> V <sub>DIFFS</sub> = 0 V         -15         -8         -5         m/           SCSI Regulator, S/E Mode           Output Voltage         V <sub>REG</sub> (S/E)         0.2 V ≤ V <sub>CM</sub> ≤ 4.0 Vf         2.5         2.7         3.0         V           Source Current         I <sub>SO(S/E)</sub> V <sub>REG</sub> = 0 V         -1000         -600         -400         m/           SCSI Regulator, S/E Mode           Output Voltage         V <sub>REG</sub> (S/E)	Output Current	I <sub>S/E</sub>	MODE = 0 V	MODE = 0 V				mA
Channel Leakage <sup>c</sup> I <sub>L</sub> Channel Voltage = 0 to 5 V         -500         0         500         nA           Channel Capacitance <sup>c, d</sup> C <sub>T</sub> Referenced to GND         3         pF           SCSI Regulator, LVD Mode           Output Voltage         V <sub>REG(I/VD)</sub> 0.5 V ≤ V <sub>CM</sub> ≤ 2.0 V°         1.15         1.25         1.35         V           Source Current         Iso(I/VD)         V <sub>REG</sub> = 0 V         -1000         -600         -400         m/           DIFFSENS Regulator           Output Voltage         V <sub>DIFFS</sub> -5 mA ≤ I <sub>DIFFS</sub> ≤ 50 µA         1.2         1.3         1.4         V           Source Current         Is(DIFFS)         V <sub>DIFFS</sub> = 0 V         -15         -8         -5         m/           Sink Current         Is(DIFFS)         V <sub>DIFFS</sub> = 2.75 V         50         100         200         µA           SCSI Regulator, S/E Mode           Output Voltage         V <sub>REG(S/E)</sub> 0.2 V ≤ V <sub>CM</sub> ≤ 4.0 Vf         2.5         2.7         3.0         V           Source Current         Iso(S/E)         V <sub>REG</sub> = 0 V         -1000         -600         -400         m/	GND Driver Impedance	Z <sub>GS</sub>	MODE =	= 0 V, I <sub>TEST</sub> = 10 mA		30	60	Ω
	SCSI Channels (T1 to T	14), Termination	Disabled		l.	I	1	I
SCSI Regulator, LVD Mode           Output Voltage $V_{REG(LVD)}$ $0.5 \text{ V} \le V_{CM} \le 2.0 \text{ V}^e$ $1.15$ $1.25$ $1.35$ V           Source Current $I_{SO(LVD)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ m/           DIFFSENS Regulator           Output Voltage $V_{DIFFS}$ $-5 \text{ mA} \le I_{DIFFS} \le 50 \text{ µA}$ $1.2$ $1.3$ $1.4$ V           Source Current $I_{SO(DIFFS)}$ $V_{DIFFS} = 0 \text{ V}$ $-15$ $-8$ $-5$ $m/$ Sink Current $I_{SI(DIFFS)}$ $V_{DIFFS} = 2.75 \text{ V}$ $50$ $100$ $200$ $\mu/$ SCSI Regulator, S/E Mode           Output Voltage $V_{REG(S/E)}$ $0.2 \text{ V} \le V_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ $V$ Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ Sink Current $I_{SI(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ DISABLE Input           Input C	Channel Leakage <sup>c</sup>	ΙL	Channe	el Voltage = 0 to 5 V	-500	0	500	nA
Output Voltage         V <sub>REG(LVD)</sub> 0.5 V ≤ V <sub>CM</sub> ≤ 2.0 V°         1.15         1.25         1.35         V           Source Current         I <sub>SO(LVD)</sub> V <sub>REG</sub> = 0 V         -1000         -600         -400         m/           Sink Current         I <sub>SI(LVD)</sub> V <sub>REG</sub> = 4 V         200         400         700         m/           DIFFSENS Regulator           Output Voltage         V <sub>DIFFS</sub> -5 mA ≤ I <sub>DIFFS</sub> ≤ 50 μA         1.2         1.3         1.4         V           Source Current         I <sub>SO(DIFFS)</sub> V <sub>DIFFS</sub> = 0 V         -15         -8         -5         m/           Sink Current         I <sub>SI(DIFFS)</sub> V <sub>DIFFS</sub> = 2.75 V         50         100         200         μA           SCSI Regulator, S/E Mode           Output Voltage         V <sub>REG(S/E)</sub> 0.2 V ≤ V <sub>CM</sub> ≤ 4.0 Vf         2.5         2.7         3.0         V           Source Current         I <sub>SO(S/E)</sub> V <sub>REG</sub> = 0 V         -1000         -600         -400         m/           Sink Current         I <sub>SI(S/E)</sub> V <sub>REG</sub> = 4 V         200         400         700         m/           DISABLE Input           Input Current         I <sub>INDIS</sub>	Channel Capacitancec, d	C <sub>T</sub>	Referenced to GND			3		pF
Source Current   So(LVD)   VREG = 0 V   -1000   -600   -400   MACCURRENT   Source Current   So(LVD)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(DIFFS   VDIFFS = 0 V   -15   -8   -5   MACCURRENT   Source Current   So(DIFFS   VDIFFS = 2.75 V   50   100   200   μACCURRENT   Source Current   So(S/E)   VREG = 0 V   -15   -8   -5   MACCURRENT   Source Current   So(S/E)   VDIFFS = 2.75 V   50   100   200   μACCURRENT   Source Current   So(S/E)   VREG = 0 V   -1000   -600   -400   MACCURRENT   Source Current   So(S/E)   VREG = 0 V   -1000   -600   -400   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   VREG = 4 V   200   400   700   MACCURRENT   Source Current   So(S/E)   Source Current   S	SCSI Regulator, LVD Mo	ode						
Sink Current $ S_{I}(LVD) $ $V_{REG} = 4 \text{ V}$ 200 400 700 m/A DIFFSENS Regulator  Output Voltage $ V_{DIFFS} $	Output Voltage	V <sub>REG(LVD)</sub>	$0.5  \text{V} \le \text{V}_{\text{CM}} \le 2.0  \text{V}^{\text{e}}$		1.15	1.25	1.35	٧
Sink Current   Sin(LVD)   V_{REG} = 4 V   200   400   700	Source Current	I <sub>SO(LVD)</sub>			-1000	-600	-400	^
Output Voltage         VDIFFS $-5 \text{ mA} \le \text{I}_{DIFFS} \le 50  \mu\text{A}$ 1.2         1.3         1.4         V           Source Current         ISO(DIFFS)         VDIFFS = 0 V $-15$ $-8$ $-5$ m/A           Sink Current         ISI(DIFFS)         VDIFFS = 2.75 V         50         100         200         μ/A           SCSI Regulator, S/E Mode           Output Voltage         VREG(S/E) $0.2 \text{ V} \le \text{ V}_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ V           Source Current         ISO(S/E)         VREG = 0 V $-1000$ $-600$ $-400$ m/A           Sink Current         ISI(S/E)         VREG = 4 V         200         400         700         m/A           DISABLE Input           Input Threshold         VTH(DIS) $0.8$ $1.0$ $1.2$ V           Input Current         INVOIS $0.8$ $1.0$ $-30$ $-10$ $-3$	Sink Current	I <sub>SI(LVD)</sub>		V <sub>REG</sub> = 4 V	200	400	700	mA
Source Current $I_{SO(DIFFS)}$ $V_{DIFFS} = 0 \text{ V}$ $-15$ $-8$ $-5$ $mA$ Sink Current $I_{SI(DIFFS)}$ $V_{DIFFS} = 2.75 \text{ V}$ $50$ $100$ $200$ $\mu A$ SCSI Regulator, S/E Mode           Output Voltage $V_{REG(S/E)}$ $0.2 \text{ V} \le V_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ $V$ Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$	DIFFSENS Regulator							•
Sink Current $I_{SI(DIFFS})$ $V_{DIFFS} = 2.75 \text{ V}$ 50         100         200 $\mu$ A           SCSI Regulator, S/E Mode           Output Voltage $V_{REG(S/E)}$ $0.2 \text{ V} \le V_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ $V$ Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ Sink Current $I_{SI(S/E)}$ $V_{REG} = 4 \text{ V}$ $200$ $400$ $700$ DISABLE Input           Input Threshold $V_{TH(DIS)}$ $0.8$ $1.0$ $1.2$ $V$ Input Current $I_{IN(DIS)}$ $0.8 \le 1.2 \text{ V}$ $-30$ $-10$ $-3$	Output Voltage	V <sub>DIFFS</sub>	–5 mA	≤ I <sub>DIFFS</sub> ≤ 50 μA	1.2	1.3	1.4	٧
SCSI Regulator, S/E Mode         Output Voltage $V_{REG(S/E)}$ $0.2 \text{ V} \le V_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ V         Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$	Source Current	I <sub>SO(DIFFS)</sub>	,	V <sub>DIFFS</sub> = 0 V	-15	-8	-5	mA
Output Voltage $V_{REG(S/E)}$ $0.2 \text{ V} \le V_{CM} \le 4.0 \text{ V}^f$ $2.5$ $2.7$ $3.0$ V           Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$	Sink Current	I <sub>SI(DIFFS)</sub>	V <sub>I</sub>	DIFFS = 2.75 V	50	100	200	μΑ
Source Current $ SO(S/E) $ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ $ SI(S/E) $ $V_{REG} = 4 \text{ V}$ $200$ $400$ $700$ $ SI(S/E) $ $ SI(S$	SCSI Regulator, S/E Mo	ode						
Source Current $I_{SO(S/E)}$ $V_{REG} = 0 \text{ V}$ $-1000$ $-600$ $-400$ $mA$ Sink Current $I_{SI(S/E)}$ $V_{REG} = 4 \text{ V}$ $200$ $400$ $700$ $mA$ DISABLE Input           Input Threshold $V_{TH(DIS)}$ $0.8$ $1.0$ $1.2$ $V$ Input Current $I_{IN(DIS)}$ $0.0 \le V_{DISABLE} \le 1.2 \text{ V}$ $-30$ $-10$ $-3$	Output Voltage	V <sub>REG(S/E)</sub>	$0.2  \text{V} \le V_{CM} \le 4.0  \text{V}^{\text{f}}$		2.5	2.7	3.0	٧
Sink Current $I_{SI(S/E)}$ $V_{REG} = 4 \text{ V}$ 200         400         700           DISABLE Input           Input Threshold $V_{TH(DIS)}$ 0.8         1.0         1.2         V           Input Current $I_{IN(DIS)}$ 0.9         -30         -10         -3	Source Current	+	244		-1000	-600	-400	
Input Threshold $V_{TH(DIS)}$ 0.8 1.0 1.2 V 0.8 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9	Sink Current	I <sub>SI(S/E)</sub>	V <sub>REG</sub> = 4 V		200	400	700	mA
0 V ≤ V <sub>DISABLE</sub> ≤ 1.2 V -30 -10 -3	DISABLE Input							
Input Current Involves UA	Input Threshold	V <sub>TH(DIS)</sub>			0.8	1.0	1.2	V
V <sub>DISABLE</sub> > 1.2 V -30 0 10	Input Current		$0 \text{ V} \leq \text{V}_{\text{DISABLE}} \leq 1.2 \text{ V}$		-30	-10	-3	,,Δ
		IN(DIS)	V <sub>D</sub>	ISABLE > 1.2 V	-30	0	10	μΑ

# Vishay Siliconix

## **New Product**




<b>SPECIFICATIONS</b>							
		Test Conditions Unless Specified		Limits			
Parameter	Symbol	TERMPWR = 2.7 to 5.25 V, DISABLE = 0 V  T <sub>A</sub> = T <sub>J</sub> = 0 to 70 °C  Min <sup>a</sup> Typ <sup>b</sup> I		Max <sup>a</sup>	Max <sup>a</sup> Unit		
MODE Input							
S/E to LVD Threshold	V <sub>TH(S/E)</sub>		0.5	0.6	0.7	.,	
LVD to HPD Threshold	V <sub>TH(HPD)</sub>		1.9	2.1	2.4	V	
Input Current	I <sub>IN(MODE)</sub>	$0 \text{ V} \le \text{V}_{\text{MODE}} \le 5.25 \text{ V}$	-1	0	1	μΑ	
Mode Change Delay	t <sub>DEL</sub>		100	200	400	ms	
STATUS Output Pins (I	VD, S/E)				_		
Source Current	I <sub>SO(STAT)</sub>	TERMPWR = 2.7 V, V <sub>PIN</sub> = 2.4 V		-10	-5	4	
Sink Current	I <sub>SI(STAT)</sub>	V <sub>PIN</sub> = 0.4 V	3	6		mA	
THERMAL Shutdown					_		
Shutdown Temperatured	T <sub>OFF</sub>	Rising Temperature		160			
Hysteresis <sup>d</sup>	T <sub>HYS</sub>			10		°C	
TERMPWR Supply			•	•	•		
LVD Mode	I <sub>DD(LVD)</sub>	MODE = 1.3 V, Channels Unloaded		25	35		
S/E Mode	I <sub>DD(S/E)</sub>	MODE = 0 V, Channels Unloaded		10	20	mA	
HPD Mode	I <sub>DD(HPD)</sub>	MODE = 3 V		10	20		
Disabled Mode	I <sub>DD(DIS)</sub>	DISABLE = 3 V		500	1000	μΑ	

- Notes
  a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum is used in this data sheet.
  b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
  c. MODE = 3 V and/or DISABLE = 3 V and/or TERMPWR = 0 V.
  d. Guaranteed by design, not subject to production test.
  e. V<sub>CM</sub> applied simultaneously to Line PLUS and Line MINUS pins of all SCSI channels T1-T14.
  f. V<sub>CM</sub> applied simultaneously to Line MINUS pins of all SCSI channels T1-T14.



## PIN CONFIGURATION AND ORDERING INFORMATION




**New Product** 

ORDERING INFORMATION				
Part Number	Temperature Range	Marking		
SiP5668CS-TR—E3	0 to 70°C	SiP5668CS		


PIN DESCRIPTION				
Pin	Name	Function		
1, 11, 13, 15, 17, 19, 21, 23, 25, 37, 39, 41, 43, 45, 47	TXP; X = 114	Positive terminator channel pins. Provide positive signal line termination in LVD operation, and are connected to GND through low impedance in S/E operation. In HPD, DISABLE, or power off condition these pins present high impedance to the SCSI bus.		
2, 12, 14, 16, 18, 20, 22, 24,26, 38, 40, 42, 44, 46, 48	TXN; X = 114	Negative terminator channel pins. Provide negative signal line termination in LVD operation, and line termination for S/E operation. In HPD, DISABLE, or power off condition these pins present high impedance to the SCSI bus.		
3	TERMPWR	Power for the terminator IC. Connect to the TERMPWR lines on the SCSI bus and decouple with a 4.7-μF capacitor to GND at the IC.		
4, 5, 6, 7, 8, 9, 28, 29, 30, 31, 32, 33	H/S GND	Heat sink ground. Should be connected to as large a grounded heat sink area on the PC board as is practical.		
10	REG	SCSI regulator output. Connect a 4.7-µF bypass capacitor from this pin to GND.		
25	GND	Electrical ground connection for the terminator IC. Connect to the ground lines of the SCSI Bus		
26, 27	S/E, LVD	Status output pins. Respective pins are high when the terminator detects the corresponding mode of operation on the SCSI bus, and low otherwise.		
34	MODE	SCSI MODE select pin. Connect to the DIFFSENS line of the SCSI bus to sense the present mode of operation on the bus. An internal time delay filter is provided but it is recommended to decouple MODE from the DIFFSENS signal with a 20-kΩ/0.1-μF anti-aliasing filter for reliable operation in noisy environments.		
35	DIFFS	DIFFSENS regulator output. Connect to the DIFFSENS line of the SCSI bus to bias the mode selection function.		
36	DISABLE	Chip disable. There is a small (nominal 10 $\mu$ A) pull up current on this pin. Pull this pin to GND to enable bus termination. When this pin is left floating or pulled high all SCSI channel pins present high impedance to the SCSI bus, and the SCSI regulator and DIFFSENS regulator are both disabled.		



### FUNCTIONAL BLOCK DIAGRAM—LVD OPERATION





### **FUNCTIONAL BLOCK DIAGRAM—S/E OPERATION**






160 Mbyte/sec data transfer. Top panel DB10 T- and T+ signals. Bottom panel DB9 T- and T+ signals. All bits except DB9 toggling at maximum data rate.






### S/E WAVEFORMS

40 Mbyte/sec data transfer. Top panel DB10 T- signals. Bottom panel DB9 T- signals.





# **Vishay Siliconix**

### **New Product**


Differential Impedance (᠒)


Differential Bias (mV)


Common Mode Bias (V)





## LVD TYPICAL CHARACTERISTICS




















Impedance (Q)


Current (mA)


Bias (V)


## **SE TYPICAL CHARACTERISTICS**














## **Vishay Siliconix**

### **New Product**



### **DETAILED OPERATION**

The SiP5668 is a multimode active terminator IC, which detects the operating mode of the SCSI bus, and switches to the appropriate termination configuration accordingly.

Two SiP5668 terminators are required at each end of a wide SCSI bus to terminate 27 lines (18 data, 9 control). In LVD mode the SiP5668 provides 105- $\Omega$  differential impedance and 112-mV differential bias between each TN/TP pair of terminator lines. In S/E mode the SiP5668 provides 108- $\Omega$  impedance and 2.7-V pull-up on each TxN pin, and low impedance to ground on each TxP pin. In HPD mode the SiP5668 disconnects from the bus and presents high impedance to all TN/TP lines.

Each SiP5668 IC has a 1.3-V DIFFSENS regulator output that can be used to drive the DIFFSENS line of a SCSI bus. The DIFFSENS regulator attempts to drive the DIFFSENS control signal to 1.3 V, but is current limited so that S/E or HPD devices on the SCSI bus can override the DIFFSENS regulator and put the bus into S/E or HPD mode of operation.

The MODE pin senses the operational state of the SCSI bus by detecting the voltage on the DIFFSENS control line. There is an integrated 200-ms glitch filter on the MODE imput for reliable operation in noisy environments.

On power up, the SiP5668 initially defaults to a high impedance state on the termination pins. If the MODE pin

detects S/E or LVD level on the DIFFSENS signal of the SCSI bus the SiP5668 will wait a standard delay (200 ms typical) before changing its operating mode. During regular operation if the MODE pin detects another bus mode change the SiP5668 again waits a standard delay before changing its operating mode. This mode change delay is implemented in accordance with SCSI standards SPI-3 and higher.

Two status lines (S/E and LVD) are provided by the SiP5668. One and only one status line is asserted HIGH when its corresponding mode has been detected; the other status line is driven low. Both status lines are driven low when HPD mode is detected.

The DISABLE pin is used to connect/disconnect the SiP5668. If it is pulled to GROUND the SiP5668 is in connect mode, and operates as a terminator. If it is pulled to TRMPWR or left open the device is in disconnect mode and presents high impedance to the SCSI bus. In disconnect mode the DIFFSENS Regulator is disabled but the mode detection circuitry continues to function and the status lines continue to indicate which mode is detected.

The SiP5668 operates within SCSI specifications with the TERMPWR voltage between 2.7 V and 5.25 V, which enables it to operate in both 5-V and 3.3-V systems. The 2.7-V lower limit guarantees correct performance in a 3.3-V system.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73099">http://www.vishay.com/ppg?73099</a>.

# **Legal Disclaimer Notice**



Vishay

## **Notice**

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05