


N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY							
V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^{a, g}	Q _g (Typ.)				
30	0.012 at V _{GS} = 10 V	20	6.8 nC				
	0.015 at V _{GS} = 4.5 V	20	0.0110				




PowerPAK SO-8

FEATURES

- Halogen-free
- TrenchFET[®] Power MOSFET
- Low Thermal Resistance PowerPAK[®] Package with Low 1.07 mm Profile
- Optimized for High-Side Synchronous Rectifier
 Operation
- 100 % R_g Tested
- 100 % UIS Tested

APPLICATIONS

Notebook CPU Core
 High-Side Switch



COMPLIANT

Bottom View

Ordering Information: SiR472DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	$T_A = 25 \ ^{\circ}C$, unless	s otherwise no	oted			
Parameter	Symbol	Li	mit	Unit		
Drain-Source Voltage		V _{DS}	30			
Gate-Source Voltage		V _{GS}	± 20		V	
	T _C = 25 °C		2	0 ^a		
Continuous Drain Current ($T_J = 150 \ ^{\circ}C$)	T _C = 70 °C	- I _D	2	0 ^g		
Continuous Drain Current $(1) = 150^{\circ}$ C)	T _A = 25 °C		14 ^{b, c}			
	T _A = 70 °C		11	b, c	۸	
Pulsed Drain Current		I _{DM}	50		A	
Continuous Source-Drain Diode Current	T _C = 25 °C	la la	20 ^g			
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	3.2 ^{b, c}			
Single Pulse Avalanche Current L = 0.1 mH		I _{AS}	22			
Avalanche Energy		E _{AS}	24		mJ	
	T _C = 25 °C	PD	29.8		W	
Maximum Power Dissipation	T _C = 70 °C		19.0			
	T _A = 25 °C	١D	3.9 ^{b, c}			
	T _A = 70 °C		2.5 ^{b, c}			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		0°	
Soldering Recommendations (Peak Temperature) ^{d, e}			260		U	
THERMAL RESISTANCE RATING	ìS					
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	27	27 32 2014		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3.5	4.2	°C/W	

Notes:

a. Base on $T_C = 25 \degree C$.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and www.Data Shot required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under Steady State conditions is 70 °C/W.

g. Package Limited.

SiR472DP

Vishay Siliconix



SPECIFICATIONS $T_J = 25 \degree C$	1		Min	There are a second seco	Marr	11-14	
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static		V 0.V.L 050A	30	1			
Drain-Source Breakdown Voltage	-	V_{DS} $V_{\text{GS}} = 0 \text{ V}, \text{ I}_{\text{D}} = 250 \mu\text{A}$				V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	I _D = 250 μA		28		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 6			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1.2		2.5	V	
Gate-Source Leakage	IGSS	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1	μΑ	
, ,		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	20			A	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 13.8 A		0.0097	0.0120	Ω	
Drain Gource on Grate Resistance	DS(01)	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 12.4 \text{ A}$		0.0122	0.0150		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 13.8 A		52		S	
Dynamic ^b							
Input Capacitance	C _{iss}			820		pF	
Output Capacitance	C _{oss}	V_{DS} = 15 V, V_{GS} = 0 V, f = 1 MHz		195			
Reverse Transfer Capacitance	C _{rss}			73			
Total Cata Charge		$V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 13.8 \text{ A}$		15	23	nC	
Total Gate Charge	Qg			6.8	10.2		
Gate-Source Charge	Q _{gs}	V_{DS} = 15 V, V_{GS} = 5 V, I_{D} = 13.8 A		2.5			
Gate-Drain Charge	Q _{gd}			2.3			
Gate Resistance	Rg	f = 1 MHz	0.36	1.8	3.6	Ω	
Turn-On Delay Time	t _{d(on)}			16	24	ns	
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.4 Ω		12	18		
Turn-Off Delay Time	t _{d(off)}	$\text{I}_\text{D} \cong$ 11 A, V_GEN = 4.5 V, R_g = 1 Ω		16	24		
Fall Time	t _f			10	20		
Turn-On Delay Time	t _{d(on)}			8	16		
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.4 Ω		10	20		
Turn-Off Delay Time	t _{d(off)}	$\text{I}_\text{D}\cong$ 11 A, V_GEN = 10 V, R_g = 1 Ω		16	24		
Fall Time	t _f			8	15		
Drain-Source Body Diode Characterist	ics				1	1	
Continuous Source-Drain Diode Current	۱ _S	T _C = 25 °C			25	^	
Pulse Diode Forward Current ^a	I _{SM}			1	50	A	
Body Diode Voltage	V _{SD}	I _S = 2.6 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	-		15	30	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			6	12	nC	
Reverse Recovery Fall Time		t_a t_b I _F = 11 A, dI/dt = 100 A/µs, T _J = 25 °C		8		- ns	
Reverse Recovery Rise Time				7			

Notes:


a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Document Number: 68897 S-82488-Rev. C, 13-Oct-08


Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted











On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient





Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

Vishay Siliconix





Normalized Thermal Transient Impedance, Junction-to-Case

www.DataSheet4U.com Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?68897.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.