HALOGEN

FREE



Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFETs


PRODU	CT SU	MMARY		
	V _{DS} (V)	$R_{DS(on)}(\Omega)$ (Max.)	I _D (A)	Q _g (Typ.)
Channel-1	30	0.0120 at V _{GS} = 10 V	16 ^a	6.8 nC
Channel-1	30	0.0145 at $V_{GS} = 4.5 \text{ V}$	16 ^a	0.0110
Channel-2	30	0.0064 at V _{GS} = 10 V	16 ^a	21 nC
Grianner-2	30	0.0083 at $V_{GS} = 4.5 \text{ V}$	16 ^a	21110


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs
- 100 % R_q and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Notebook System Power
- POL
- Synchronous Buck Converter





Ordering Information: SiZ902DT-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter	·	Symbol	Channel-1	Channel-2	Unit		
Drain-Source Voltage		V_{DS}	3	0	V		
Gate-Source Voltage		V_{GS}	± 20		V		
	T _C = 25 °C		16 ^a	16 ^a			
Continuous Drain Current /T = 150 °C)	T _C = 70 °C	1	16 ^a	16 ^a			
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	ID	14.3 ^{b, c}	16 ^{a, b, c}			
	T _A = 70 °C	1	11.4 ^{b, c}	16 ^{a, b, c}	Α		
Pulsed Drain Current (t = 300 μs)		I _{DM}	50	80	A		
Continuous Source Drain Diode Current	T _C = 25 °C	1-	16 ^a	16 ^a			
Continuous Source Diain Diode Current	T _A = 25 °C	- I _S	3.4 ^{b, c}	4.1 ^{b, c}	ĺ		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	18	30			
Single Pulse Avalanche Energy	L = 0.1 IIII1	E _{AS}	16	45	mJ		
	T _C = 25 °C		29	66			
Maximum Power Dissipation	T _C = 70 °C		18	42	W		
Maximum Fower Dissipation	T _A = 25 °C	P_{D}	4.2 ^{b, c}	5 ^{b, c}	VV		
	T _A = 70 °C		2.7 ^{b, c}	3.2 ^{b, c}			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C		
Soldering Recommendations (Peak Temperature) ^{d, e}			26	60	°C		

THERMAL RESISTANCE RATIN	GS						
Parameter			Char	nel-1	Chan	nel-2	
		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	24	30	20	25	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.4	4.3	1.5	1.9	O/ V V

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W for channel-1 and 57 °C/W for channel-2.

Document Number: 63465 S11-2380 Rev. B, 28-Nov-11

Vishay Siliconix



Parameter	Symbol	Test Conditions		Min.	Typ.	Max.	Unit	
Static					, ,,		<u> </u>	
		$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$	Ch-1	30				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V	
V T	/ 	I _D = 250 μA	Ch-1		33			
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA	Ch-2		33		1400	
V Tamana watuwa Ca afficiant		I _D = 250 μA	Ch-1		- 5		mv/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 4.6			
Coto Thursels and Malkages	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1		2.2		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	V	
Gate Source Leakage	loop	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	,- A	
date Source Leakage	I _{GSS}		Ch-2			± 100	ш	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1	^	
Zero Gate Voltage Drain Current	Inno	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1		
Zero date voltage Drain Gurrent	IDSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$				5	μΑ	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-2			5	7	
		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			Λ	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20			A	
		$V_{GS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		0.010	A 0.012 3 0.0064 Ω 0.0145 3 0.0083		
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0053	0.0064	V nA μA	
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 12.6 \text{ A}$	Ch-1		0.0120	0.0145	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0068	0.0083		
b	_	$V_{DS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		47			
Forward Transconductance ^b	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		63		S	
Dynamic ^a			'N	L	'			
Innut Consoitones	C.		Ch-1		790			
Input Capacitance	C _{iss}	Channel-1	Ch-2		2600		pF	
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		190			
Output Capacitatice	oss	Channel-2	Ch-2		485			
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		76			
Treverse transfer dapastance	OISS		Ch-2		215			
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 13.8 \text{ A}$	Ch-1		14	21	mV/°C V nA μA S pF	
Total Gate Charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		43	65		
3.	9	Channel-1	Ch-1		6.8	11		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 13.8 \text{ A}$	Ch-2		21	32		
Gate-Source Charge	Q _{gs}	VDS = 10 1, VGS = 1.0 1, ID = 10.0 71	Ch-1		2.6			
	Ğgs	Channel-2	Ch-2		8.1			
Gate-Drain Charge	Q_{qd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-1 Ch-2		1.9			
	gu				6.5	<u> </u>		
		f = 1 MHz		0.4	2	4	1	

Notes:

a. Guaranteed by design, not subject to production testing. b. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %.



Vishay Siliconix

SPECIFICATIONS ($T_J = 25 ^{\circ}C_1$	unless oth	nerwise noted)					
Parameter	Symbol Test Conditions			Min.	Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel 1	Ch-1		15	30	
	u(on)	Channel-1 $V_{DD} = 15 \text{ V, } R_{I} = 1.5 \Omega$	Ch-2			50 20 40 40 70 20 20 20 20 20 20 20 20 20 2	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		• • •		
		G - 7 GEN - 7 g	Ch-2				
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1				
	, ,	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2				
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1 Ch-2				
			Ch-2				ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1				
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1				
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2				
		<u> </u>					†
turn-Off Delay Time $t_{d(off)}$ Channel-2 V_{DD} = 15 V, R_{I} = 1.5 Ω		Ch-2					
		$I_{D} \cong 10 \text{ A, } V_{GEN} = 10 \text{ V, } R_{q} = 1 \Omega$	Ch-1		10		
Fall Time	t _f	.D = 1071, *GEN = 10 *, * * * * * * * * * * * * * * * * * *	Ch-2		10	20	
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	Ch-1			16	
Continuous Source-Drain Diode Current	'8	16 - 23 - 3	Ch-2			16	Δ
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			50	^
Fuise Diode i Olward Current	. SIVI		Ch-2	1			
Body Diode Voltage	V _{SD}	$I_{S} = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.85	1.2	V
Body Blode Voltage		$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2		0.8	1.2	V
Body Diode Reverse Recovery Time	t		Ch-1		20	40	ne
Body Blode Heverse Hecovery Time	t _{rr}	Ohamad 4	Ch-2		25	50	113
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °C$	Ch-1		10	20	nC
	-11	η = 10 / (, αι/αι = 100 / γμο, 1	Ch-2		13	25	
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1				
	`a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2				ns
Reverse Recovery Rise Time	t _b		Ch-1		_		
,			Ch-2		13		

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.


Vishay Siliconix




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power





Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

VISHAY

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix

VISHAY

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Charge


On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage






Threshold Voltage




Single Pulse Power




Vishay Siliconix

VISHAY

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63465.

Document Number: 63465 S11-2380 Rev. B, 28-Nov-11



PowerPAIR® 6 x 5 Case Outline




		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	-	0.10	0.000	-	0.004	
A3	0.15	0.20	0.25	0.006	0.007	0.009	
b	0.43	0.51	0.61	0.017	0.020	0.024	
b1		0.25 BSC			0.010 BSC		
D	4.90	5.00	5.10	0.192	0.196	0.200	
D1	3.75	3.80	3.85	0.148	0.150	0.152	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107	
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е	1.27 BSC 0.050 BSC						
K Option AA (for W/B)		0.45 typ.		0.018 typ.			
K Option AB (for BWL)		0.65 typ.			0.025 typ.		
K1	0.66 typ.			0.025 typ.			
L	0.33	0.43	0.53	0.013	0.017	0.020	
L3	0.23 BSC 0.009 BSC						
Z	0.34 BSC			0.013 BSC			

Revision: 22-Dec-14 1 Document Number: 63656



Recommended Minimum PAD for PowerPAIR® 6 x 5



Dimensions in millimeters (inch)

Note

• Linear dimensions are in black, the same information is provided in ordinate dimensions which are in blue.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000