


www.vishay.com

Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFETs

PRODU	PRODUCT SUMMARY						
	V _{DS} (V)	R _{DS(on)} (Ω) (MAX.)	I _D (A) ^g	Q _g (TYP.)			
Channel-1	30	0.00640 at V _{GS} = 10 V	16 ^a	7.2 nC			
Channel-1	30	0.01000 at $V_{GS} = 4.5 \text{ V}$	16 ^a	7.2110			
Channel-2	30	0.00130 at V _{GS} = 10 V	40 a	45 nC			
Grianner-2	2 30	0.00175 at $V_{GS} = 4.5$ V	40 ^a	43 110			



Ordering Information:

SiZ916DT-T1-GE3 (lead (Pb)-free and halogen-free)

FEATURES


- TrenchFET® Gen IV power MOSFETs
- 100 % R_g and UIS tested





APPLICATIONS

- CPU core power
- Computer/server peripherals
- Synchronous buck converter
- POL
- Telecom DC/DC



ABSOLUTE MAXIMUM RATINGS (T	$_{A}$ = 25 °C, unless	s otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-Source Voltage		V _{DS}	30		V
Gate-Source Voltage	V _{GS}	+20			
	T _C = 25 °C		16 ^a	40 ^a	
Continuous Drain Current (T 150 °C)	T _C = 70 °C] ,	16 ^a	40 ^a	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	· I _D	16 ^{a, b, c}	40 ^{a, b, c}	
	T _A = 70 °C		15.5 ^{b, c}	38.8 b, c	۸
Pulsed Drain Current (t = 300 μs)		I _{DM}	80	100	Α
Continuous Source Drain Diode Current	T _C = 25 °C	- I _S	19	28	
Continuous Source Drain Diode Current	T _A = 25 °C		3.25 b, c	4.3 b, c	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	10	15	
Single Pulse Avalanche Energy	L = 0.1 IIII	E _{AS}	5	11.25	mJ
	T _C = 25 °C		22.7	100	
Maying Daway Dissination	T _C = 70 °C	P _D	14.5	64	14/
Maximum Power Dissipation	T _A = 25 °C		3.9 b, c	5.2 ^{b, c}	W
	T _A = 70 °C		2.5 b, c	3.3 b, c	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		
Soldering Recommendations (Peak Temperature) d, e			260		°C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHANNEL-1		CHANNEL-2		UNIT
PARAMETER		STMBOL	TYP.	MAX.	TYP.	MAX.	UNII
Maximum Junction-to-Ambient b, f	t ≤ 10 s	R _{thJA}	25	32	19	24	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	4.4	5.5	1	1.25	C/VV

Notes

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 62 °C/W for channel-1 and 55 °C/W for channel-2.
- g. $T_C = 25$ °C.

S15-1672-Rev. B, 20-Jul-15



Vishay Siliconix

PARAMETER	SYMBOL	unless otherwise noted) SYMBOL TEST CONDITIONS				MAX.	UNIT		
Static							l		
	I ., I	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30	-	-			
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30	-	-	V		
V		I _D = 250 μA	Ch-1	-	17	-			
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2	-	8.8	-			
V Tarana anakara Calaffinianak	4)/ /T	I _D = 250 μA	Ch-1	-	-5	-	mv/°C		
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-5.9	-			
Cata Threshold Valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.2	-	2.4	- 1/		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1	-	2.4	V		
Cata Sauraa Laakaga		V = 0.V V = +20.V 14.V	Ch-1	-	-	± 100	nΛ		
Gate Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -14 \text{ V}$	Ch-2	-	-	± 100	nA.		
		$V = 30 V, V_{DS GS} = 0 V$	Ch-1	-	-	1	ıιΑ		
Zero Gate Voltage Drain Current		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	ı	-	1			
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30$ V, $V_{GS} = 0$ V, $T_J = 55\ ^{\circ}C$	Ch-1	ı	-	5	μΑ		
		V_{DS} = 30 V, V_{GS} = 0 V, T_J = 55 °C	Ch-2	ı	-	5			
On-State Drain Current ^a	l _{lac} ,	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20	-	-	Λ		
On State Brain Suitent	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	25	-	-			
		$V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$	Ch-1	-	0.00530	0.00640	V mV/°C V nA μA S pF		
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	0.00105	0.00130			
Brain Course on State Resistance		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-1	-	0.00800	0.01000	32		
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	0.00140	0.00175			
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 19 \text{ A}$	Ch-1	-	55	-	175		
	915	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2 - 116		-				
Dynamic ^b	1		1			Т	l		
Input Capacitance	C _{iss}		Ch-1	-	1208	-			
	155		Ch-2	1	8082	-			
Output Capacitance	Coss	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1	-	375	-	рF		
		VDS = 13 V, VGS = 0 V, I = 1 WI112	Ch-2	-	1961	-			
Reverse Transfer Capacitance	C _{rss}	Channel-2	Ch-1	-	30	-			
		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	227	-			
C _r /C _i Ratio			Ch-1	-	0.025	0.050	-		
			Ch-2	-	0.028	0.056	-		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-1	-	17	26			
Total Gate Charge	Q _g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2	-	106	160			
			Ch-1	-	7.2	11			
		Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2	-	45	68			
Gate-Source Charge	Q_{gs}		Ch-1	-	3.6	-	nC		
		Channel-2 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2	-	23.2	-			
Gate-Drain Charge	Q_{gd}	v _{DS} - 10 v, v _{GS} = 4.0 v, I _D = 20 A	Ch-1	-	0.94	-			
			Ch-2	-	5	-			
Output Charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1 Ch-2	-	10 57.5	-			
				- 0.5	57.5	- 5			
Gate Resistance	R_g	f = 1 MHz	Ch-1	0.5	2.5	5	Ω		
	Ĭ Ű		Ch-2	0.2	1	2	<u> </u>		



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Dynamic ^b							
Turn-On Delay Time	+		Ch-1	1	16	24	
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2	ı	36	54	
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1	-	11	20	
Thise Time	٠r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	55	83	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1	-	15	23	
Tan on Bolay Time	-u(oii)	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2	1	44	66	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	1	5	10	
	-1		Ch-2	-	8	16	ns
Turn-On Delay Time	t _{d(on)}		Ch-1	-	10	20	
Tan on Bolay Time	•d(on)	Channel-1	Ch-2	-	18	27	_
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1	1	10	20	
	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		Ch-2	-	10	20	
Turn-Off Delay Time	n-Off Delay Time t _{d(off)} Channel-2		Ch-1	1	20	30	
	-4(011)	V_{DD} = 15 V, R_L = 1.5 Ω $I_D \cong$ 10 A, V_{GEN} = 10 V, R_q = 1 Ω	Ch-2	-	45	68	
Fall Time	t _f	ID = 10 A, VGEN = 10 V, Ng = 132	Ch-1	-	5	10	1
			Ch-2	-	8	16	
Drain-Source Body Diode Characteris	tics				ı	1	
Continuous Source-Drain Diode Current	Is	T _C = 25 °C	Ch-1	-	-	40	
		0	Ch-2	-	-	40	A
Pulse Diode Forward Current ^a	I _{SM}		Ch-1	-	-	80	
			Ch-2	1	-	100	
Body Diode Voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V	Ch-1	-	0.8	1.2	V
, ,		I _S = 10 A, V _{GS} = 0 V	Ch-2	-	0.8	1.2	
Body Diode Reverse Recovery Time	t _{rr}		Ch-1	-	15	23	ns
		_	Ch-2	-	65	98	
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1 $I_F = 10 \text{ A}$, $dI/dt = 100 \text{ A/}\mu\text{s}$, $T_J = 25 ^{\circ}\text{C}$	Ch-1	-	4	8	nC
		$\frac{1}{1}$ = 10 A, $\frac{1}{10}$ at $\frac{1}{10}$ = 100 A/ μ s, $\frac{1}{1}$ = 25 C	Ch-2	-	52	78	
Reverse Recovery Fall Time	ta	Channel-2	Ch-1	-	9	-	1
•	<u>"</u>	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2	-	30	-	ns
Reverse Recovery Rise Time	ue t _b		Ch-1	-	6	-	1
· · · · · · · · · · · · · · · · · · ·			Ch-2	-	22	-	


Notes

- a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CHANNEL-1 TYPICAL CHARACTERISTICS (T_J = 25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS ($T_J = 25$ °C, unless otherwise noted)






Source-Drain Diode Forward Voltage









Threshold Voltage


Single Pulse Power






CHANNEL-1 TYPICAL CHARACTERISTICS ($T_J = 25$ °C, unless otherwise noted)





Current Derating*

Power, Junction-to-Case




Power, Junction-to-Ambient


^{*} The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (T_J = 25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case




CHANNEL-2 TYPICAL CHARACTERISTICS (T_J = 25 °C, unless otherwise noted)



Output Characteristics




On-Resistance vs. Drain Current




 $T_{C} = 25 \, ^{\circ}\text{C}$ To $T_{C} = 125 \, ^{\circ}\text{C}$ To $T_{C} = -55$ $T_{C} = -55$ $T_{C} = -55$ $T_{C} = -55$ $T_{C} = -55$

Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS ($T_J = 25$ °C, unless otherwise noted)






Source-Drain Diode Forward Voltage








Threshold Voltage


Single Pulse Power




Safe Operating Area, Junction-to-Ambient




CHANNEL-2 TYPICAL CHARACTERISTICS (T_J = 25 °C, unless otherwise noted)





Current Derating*

Power, Junction-to-Case




Power, Junction-to-Ambient


^{*} The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (T_J = 25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62721.



PowerPAIR® 6 x 5 Case Outline




		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	-	0.10	0.000	-	0.004	
A3	0.15	0.20	0.25	0.006	0.007	0.009	
b	0.43	0.51	0.61	0.017	0.020	0.024	
b1		0.25 BSC			0.010 BSC		
D	4.90	5.00	5.10	0.192	0.196	0.200	
D1	3.75	3.80	3.85	0.148	0.150	0.152	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E1 Option AA (for W/B)	2.62	2.67	2.72	0.103	0.105	0.107	
E1 Option AB (for BWL)	2.42	2.47	2.52	0.095	0.097	0.099	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е	1.27 BSC 0.050 BSC						
K Option AA (for W/B)		0.45 typ.		0.018 typ.			
K Option AB (for BWL)		0.65 typ.		0.025 typ.			
K1	0.66 typ.			0.025 typ.			
L	0.33	0.43	0.53	0.013	0.017	0.020	
L3	0.23 BSC 0.009 BSC						
Z	0.34 BSC			0.013 BSC			

Revision: 22-Dec-14 1 Document Number: 63656



Recommended Minimum PAD for PowerPAIR® 6 x 5



Dimensions in millimeters (inch)

Note

• Linear dimensions are in black, the same information is provided in ordinate dimensions which are in blue.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000