

SJMN05A70I

Super Junction MOSFET


N-Channel Super Junction MOSFET

Features

- Drain-Source voltage: V_{DS}=750V (@T_J=150°C)
- Low drain-source On resistance: $R_{DS(on)}$ =0.81 Ω (Typ.)
- Ultra low gate charge: Qg=10nC (Typ.)
- RoHS compliant device
- 100% avalanche tested


Ordering Information

Part Number	Marking	Package			
SJMN05A70I	SJMN05A70	I-PAK			



I-PAK

Marking Information



Column 1, 2: Device Code

Column 3: Production Information

e.g.) YWW

-. Y: Year Code

-. WW: Week Code

Absolute maximum ratings (T_C=25°C unless otherwise noted)

Characteristic	Sy	rmbol	Rating	Unit
Drain-source voltage	,	V _{DSS}	700	٧
Gate-source voltage	,	V_{GSS}	±30	٧
Dock (Note 1)	I _D	T _c =25°C	5	Α
Drain current (DC) (Note 1)		T _c =100°C	3.2	А
Drain current (Pulsed) (Note 1)		I _{DM}	15	A
Single pulsed avalanche energy (Note 2)		E _{AS}	130	mJ
Repetitive avalanche current (Note 1)		I _{AR}	5	А
Repetitive avalanche energy (Note 1)		E _{AR} 0.		mJ
Power dissipation		P _D	50	W
Junction temperature		TJ	150	°C
Storage temperature range		T_{stg}	-55~150	°C

^{*} Limited only maximum junction temperature

Thermal Characteristics

Characteristic	Symbol	Rating	Unit
Thermal resistance, junction to case	$R_{th(j-c)}$	Max. 2.5	°C/W
Thermal resistance, junction to ambient	$R_{th(j\text{-}a)}$	Max. 62	C/ W

Electrical Characteristics (T_C=25°C unless otherwise noted)

Characteristic	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Drain-source breakdown voltage	BV _{DSS}	I _D =250uA, V _{GS} =0V	700	-	-	٧
Gate threshold voltage	$V_{GS(th)}$	I _D =250uA, V _{DS} =V _{GS}	2.5	3.5	4.5	٧
		V _{DS} =700V, V _{GS} =0V	-	-	1	uA
Drain-source cut-off current	I _{DSS}	V _{DS} =560V, T _J =125°C	-	-	10	uA
Gate leakage current	I _{GSS}	V_{DS} =0V, V_{GS} =±30V	-	-	±100	nA
Drain-source on-resistance	R _{DS(ON)}	V _{GS} =10V, I _D =1.5A	-	0.81	0.92	Ω
Gate resistance	R_{G}	f=1MHz, Open drain	-	2.0	-	Ω
Input capacitance	C _{iss}		-	450	-	pF
Output capacitance	C _{oss}	$V_{DS}=25V, V_{GS}=0V,$ f=1MHz	-	320	-	
Reverse transfer capacitance	C _{rss}		-	9	-	
Turn-on delay time (Note 3)	t _{d(on)}		-	13	-	
Rise time (Note 3)	t _r	V_{DD} =300V, I_{D} =2A,	-	12	-	
Turn-off delay time (Note 3)	t _{d(off)}	$R_G=12\Omega$, $V_{GS}=10V$	-	31	-	ns
Fall time (Note 3)	t _f		-	9	-	
Total gate charge (Note 4)	Qg		-	10	-	
Gate-source charge (Note 4)	Q_{gs}	V_{DS} =480V, V_{GS} =10V, I_{D} =2A	-	3.5	-	nC
Gate-drain charge (Note 4)	Q_{gd}		-	3	-	

Source-Drain Diode Ratings and Characteristics (T_c=25°C unless otherwise noted)

Journe Drain Broad Harrings and Grid actor lottes (1,6 20 o alliess otherwise hotes)							
Characteristic	Symbol	nbol Test Condition		Тур.	Max.	Unit	
Source current (DC)	Is	Integral reverse diode	-	-	5	Α	
Source current (Pulsed)	I _{SM}	in the MOSFET	-	-	15	Α	
Forward voltage	V_{SD}	$V_{GS}=0V$, $I_{S}=2A$	-	-	1.2	٧	
Reverse recovery time (Note 3,4)	t _{rr}	$I_S=4$, $V_R=0$ V	-	220	-	ns	
Reverse recovery charge (Note 3,4)	Q_{rr}	dl _s /dt=100A/us	-	1.6	-	uC	

- 1. Calculated continuous current based on maximum allowable junction temperature
- 2. L=60mH, I_{AS} =2A, V_{DD} =60V, R_G =25 Ω , Starting T_J =25 $^{\circ}$ C 3. Guaranteed by design, not subject to production testing
- 4. Pulse test: Pulse width≤300us, Duty cycle≤2%

Typical Electrical Characteristics Curves

Fig. 1 Typical Output Characteristics




Fig. 2 Typical Transfer Characteristics




Fig.3 On-Resistance Variation with Drain Current and Gate Voltage




Fig. 4 Body Diode Forward Voltage Variation with Source Current




Fig. 5 Typical Capacitance Characteristics





Fig. 6 Typical Total Gate Charge Characteristics



SJMN05A70I

Fig. 7 Breakdown Voltage Variation vs. Temperature

Fig. 8 On-Resistance Variation vs. Temperature




Fig. 9 Maximum Drain Current vs. Case Temperature

Fig. 10 Maximum Safe Operating Area






Fig. 11 Transient Thermal Impedance



Rev. date: 30-JUN-15 KSD-T6Q041-000 www.auk.co.kr

Fig. 12 Gate Charge Test Circuit & Waveform







Fig. 13 Resistive Switching Test Circuit & Waveform







Fig. 14 E_{AS} Test Circuit & Waveform










Fig. 15 Diode Reverse Recovery Time Test Circuit & Waveform











Package Outline Dimensions (Unit: mm)





				1
CVARDO		NOTE		
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	INOTE
Α	6.40	6.60	6.80	
В	5.90	6.10	6.30	
C	5.04	5.34	5.64	
D	0.50	0.70	0.90	
Е	9.00	9.30	9.60	
F	2.10	2.30	2.50	
G	0.66	0.76	0.86	
Н				
- 1	2.20	2.30	2.40	
J	0.40	0.50	0.60	
K	1.60	1.80	2.00	
L	0.40	0.50	0.60	
М	0.72	1.02	1.32	
N	0.90	1.00	1.10	
0		1.50		

SJMN05A70I

The AUK Corp. products are intended for the use as components in general electronic equipment (Office and communication equipment, measuring equipment, home appliance, etc.).

Please make sure that you consult with us before you use these AUK Corp. products in equipments which require high quality and / or reliability, and in equipments which could have major impact to the welfare of human life(atomic energy control, airplane, spaceship, transportation, combustion control, all types of safety device, etc.). AUK Corp. cannot accept liability to any damage which may occur in case these AUK Corp. products were used in the mentioned equipments without prior consultation with AUK Corp..

Specifications mentioned in this publication are subject to change without notice.