

SJTA20N60A

 I_{D}

20A

D

s

Lead Free Package and Finish

R_{DS(ON)}(Typ.)

0.17Ω

TO-220F

Packages Not to Scale

Super-Junction MOSFET

Applications:

- Adaptor
- Charger
- •SMPS

Features:

- RoHS Compliant
- . Low ON Resistance
- .Low Gate Charge
- •Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

or dering interi	nation	
PART NUMBER	PACKAGE	BRAND
SJTA20N60A	TO-220F	IPS

Absolute Maximum Ratings T_C=

$T_C=25^{\circ}C$ unless otherwise specified

G DS

Pb

 V_{DSS}

600V

Symbol	Parameter	SJTA20N60A	Units
V _{DSS}	Drain-to-Source Voltage	600	V
I _D	Continuous Drain Current	20	Α
I _{DM}	Pulsed Drain Current, V _{GS} @10V (NOTE *2)	60	А
D	Power Dissipation	34.5	W
P _D	Derating Factor above 25°C	0.28	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy	500	mJ
E _{AR}	Avalanche Energy ,Repetitive (NOTE *2)	1	mJ
I _{AR}	Avalanche Current (NOTE *2)	20	A
TL	Maximum Temperature for Soldering	300	
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage Temperature Range (NOTE *1)	150,-55 to150	°C

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units	Test Conditions
Б	lupation to Case		3.6		Water cooled heatsink, P_D adjusted for a
$R_{ extsf{ heta}JC}$	Junction-to-Case		3.0	°C /W	peak junction temperature of +150℃.
R _{0JA}	Junction-to-Ambient		80		1 cubic foot chamber, free air.

©2015 InPower Semiconductor Co., Ltd.



OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	600			V	V _{GS} =0V, I _D =250µA
I _{DSS}	Drain-to-Source Leakage Current			1	μA	V _{DS} =600V, V _{GS} =0V T _J =25℃
				100		V _{DS} =600V, V _{GS} =0V T _J =150℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V _{GS} =+30V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -30V

ON Characteristics $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Р	StaticDrain-to-Source		0.17	0.10	0	V _{GS} =10V, I _D =10A
R _{DS(ON)}	On-Resistance(NOTE *3)		0.17	0.19	Ω	
V _{GS(TH)}	Gate Threshold Voltage	2.5		3.5	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
g fs	Forward Transconductance(NOTE *3)		18.8		S	V _{DS} =10V, I _D =20A

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		2140			$\lambda = 0 \lambda = 0 \lambda$
C _{oss}	Output Capacitance		300		pF	V_{GS} = 0V, V_{DS} = 50V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		18			
Qg	Total Gate Charge		54			
Q _{gs}	Gate-to-Source Charge		10		nC	I _D =20A,V _{DD} =480V V _{GS} = 10V
Q_{gd}	Gate-to-Drain ("Miller") Charge		20			$v_{GS} = 10V$

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		48			
t _{rise}	Rise Time		108		20	V_{DD} =300V, I_{D} =20A,
t _{d(OFF)}	Turn-Off Delay Time		176		ns	V_G =10V R _G =25 Ω
t _{fall}	Fall Time		50			

©2015 InPower Semiconductor Co., Ltd.



Source-Drain Diode Characteristics	Tc=25℃ unles
------------------------------------	--------------

ss otherwise specified **Test Conditions** Symbol Parameter Min. Тур. Max. Units **Continuous Source Current** 20 А ls ----(Body Diode) T_C=25℃ Maximum Pulsed Current __ ___ 60 А I_{SM} (Body Diode) V V_{SD} **Diode Forward Voltage** 1.2 I_{SD} =20A, V_{GS} =0V ---t_{rr} **Reverse Recovery Time** 440 I_F= I_S ---___ ns Q_{rr} Reverse Recovery Charge di/dt=100A/us 5 -uC __

Notes:


*1. T_J = +25℃ to +150℃.

*2. Repetitive rating; pulse width limited by maximum junction temperature.


*3. Pulse width < 380μ s; duty cycle < 2%.



Characteristics Curve:







©2015 InPower Semiconductor Co., Ltd.

Figure 6. Capacitance VS Drain-to-Source Voltage





Figure 7. Gate Charge VS Gate-to-Source Voltage


Figure 9. on-Resistance VS Temperature



Page 5 of 8



Test Circuits and Waveforms






Figure 11. Gate Charge Test Circuit

Figure 12. Gate Charge Waveforms





Figure 13. Resistive Switching Test Circuit










Figure 15. Diode Reverse Recovery Test Circuit

Figure 16. Diode Reverse Recovery Waveform




Figure 17. Unclamped Inductive Switching Test Circuit Figure 18. Unclamped Inductive Switching Waveform



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.